• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Cross probing accumulating in Capture, instead of synchronizing to what is currently selected 0

    801 views
    1 reply
    Latest 7 months ago
    by TechnoBobby
  • Suggested Answer

    Why can I not reply to a post? 0

    2033 views
    3 replies
    Latest 7 months ago
    by John T
  • Discussion

    License Checkout Failure (LMF-02087): Virtuoso Schematic Editor XL Locked

    2996 views
    4 replies
    Latest 7 months ago
    by thiruvenkata
  • Discussion

    Phase Noise Simulation Locked

    2180 views
    1 reply
    Latest 7 months ago
    by Frank Wiedmann
  • Answered

    DB Doctor 23.1 Download +1

    32336 views
    16 replies
    Latest 7 months ago
    by acinbv1
  • Not Answered

    Displaying page number for Multiple Levels hierarchical blocks in Allegro X System Capture 0

    1799 views
    3 replies
    Latest 7 months ago
    by MZ20250602835
  • Suggested Answer

    How to use Allegro Skill language to check if the height of bottom components are more than 4mm and highlight them 0

    3203 views
    6 replies
    Latest 7 months ago
    by SOT23
  • Answered

    Net Logic 0

    7682 views
    14 replies
    Latest 7 months ago
    by Hoangkhoipcb
  • Suggested Answer

    Schematic variant to replace an 0402 capacitor to an 0402 resistor 0

    870 views
    2 replies
    Latest 7 months ago
    by oldmouldy
  • Discussion

    Question about dynamic path behaviour, wimilar to DRD. Locked

    1759 views
    2 replies
    Latest 7 months ago
    by p94todorov
  • Answered

    Installing True Type Text Fonts and adding stroke text in Orcad X 25.1 0

    2938 views
    3 replies
    Latest 7 months ago
    by Ulf K
  • Discussion

    What is the best PCB Editor Command?

    7227 views
    20 replies
    Latest 7 months ago
    by John T
  • Discussion

    Is it possible to create a register block that contain multiple register maps with reg_verifier? Locked

    1338 views
    0 replies
    Started 7 months ago
    by NH202509219257
  • Discussion

    ADE Assembler – managing a large number of output expressions (file-based approach?) Locked

    2448 views
    1 reply
    Latest 7 months ago
    by Andrew Beckett
  • Suggested Answer

    Two layer vs multi-layer: Working Layer via selection does not work when routing two layers? 0

    2020 views
    2 replies
    Latest 7 months ago
    by Ulf K
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information