• Answered

  update layout creates a Rectangle "Board Geometry/Top_Room" that cannot be removed +1

  7064 views
  23 replies
  Latest 6 months ago
  by John T
• Discussion

  giolib045 "archaeology" (origin of giolib045.lib, giolib045.gds files) Locked

  410 views
  0 replies
  Started 6 months ago
  by GS202507021424
• Discussion

  Issue about using SkyWater130 and Genus Locked

  2519 views
  0 replies
  Started 6 months ago
  by SR202412023415
• Discussion

  Syntax help with hiCreateMLTextField Locked

  2640 views
  3 replies
  Latest 6 months ago
  by Aurel B
• Discussion

  Opening the Constraints panel without docking it into the tool makes it useless.

  1584 views
  2 replies
  Latest 6 months ago
  by passedpawn
• Answered

  Use Tcl command to "Generate BOM" with ASC 0

  2312 views
  4 replies
  Latest 6 months ago
  by Gelzone
• Not Answered

  We value your Input – Help us bridge Forum Content Gaps 0

  1778 views
  4 replies
  Latest 6 months ago
  by DM202508079120
• Discussion

  AUTO PLACE AND ROUTE Locked

  3330 views
  1 reply
  Latest 6 months ago
  by KT202508036152
• Discussion

  Schematic editor 2D array signal Locked

  1679 views
  1 reply
  Latest 6 months ago
  by Andrew Beckett
• Discussion

  Most Talked About Topics in PSpice: We've Got You Covered!

  1850 views
  1 reply
  Latest 6 months ago
  by GL202508067741
• Discussion

  Residual power in whole design vs summed gate groups in Joules, even with full instance coverage Locked

  2436 views
  0 replies
  Started 6 months ago
  by SR202412023415
• Suggested Answer

  How to Assign a Hotkey for "Temp Group" in Allegro Using ENV File? 0

  873 views
  3 replies
  Latest 6 months ago
  by excellon1
• Answered

  Issue with Via-Via Constraints 0

  3655 views
  10 replies
  Latest 6 months ago
  by avant
• Discussion

  Reuse circuits Locked

  2323 views
  0 replies
  Started 6 months ago
  by HSID
• Discussion

  asdf Locked

  1775 views
  0 replies
  Started 6 months ago
  by AElsafty