• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Curious to know about Rigid Flex PCBs??

    9017 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Discussion

    Dynamic paramters "temp" doesn't work? (Solver = Ultrasim, transient analysis) Locked

    2602 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    ddsFileBrowseCB getting cache file name not the actual file name Locked

    10624 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    OrCAD - Tip of the Week: Open the current design location

    1546 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    analog digital output average mean value Locked

    20468 views
    21 replies
    Latest over 3 years ago
    by FormerMember
  • Discussion

    verilog AMS sine wave generator Locked

    15959 views
    4 replies
    Latest over 3 years ago
    by praseetha
  • Discussion

    Sigrity Topology Explorer Parallel Bus Analysis Workflow - Accurately assess high-speed, chip-to-chip system designs

    1367 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Not Answered

    How to add net label for Net name ?? 0

    10665 views
    1 reply
    Latest over 3 years ago
    by rg13
  • Answered

    Any document about running Allegro PCB on Windows 11? 0

    12220 views
    1 reply
    Latest over 3 years ago
    by Vipulc
  • Discussion

    SysCap - Tip of the Week: Adding local libraries to your project

    1734 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Answered

    Can't use hotkeys after I press the E key 0

    7105 views
    11 replies
    Latest over 3 years ago
    by RFinley
  • Answered

    Cannot modify schematic instance after occurrences have been assigned 0

    8354 views
    1 reply
    Latest over 3 years ago
    by rg13
  • Discussion

    VerilogA loop generate constructs not defining multiple sub modules Locked

    14559 views
    8 replies
    Latest over 3 years ago
    by AAbdelRahman
  • Discussion

    how to use form stretch items and spacer items? Locked

    16111 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    (SKILL profiler): can not create a new tree node. (the result tree view will be incomplete) Locked

    9685 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information