• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    shape to route keepin and package to package error. Locked

    9072 views
    1 reply
    Latest over 3 years ago
    by steve
  • Discussion

    Accessing power results from transient analysis in spectremdl Locked

    13551 views
    7 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    [SpectreMDL] Rise time not founf in transient analysis Locked

    13633 views
    8 replies
    Latest over 3 years ago
    by iamKarthikBK
  • Discussion

    How to make a pin from net (or wire)? Locked

    21263 views
    15 replies
    Latest over 3 years ago
    by Kevin Buck
  • Discussion

    Xstream functions info Locked

    9395 views
    1 reply
    Latest over 3 years ago
    by psill00
  • Discussion

    Orcad 9.2: Post Process Spreadsheet does not show any layers (outputs) ? Locked

    14496 views
    2 replies
    Latest over 3 years ago
    by Ceridwen
  • Discussion

    Does it available to seperate function for One schematic to two schematic in OrCAD Capture? Locked

    8497 views
    0 replies
    Started over 3 years ago
    by ichliebedich
  • Discussion

    How to vary βn/βp ratio for a cmos inverter? Locked

    1386 views
    0 replies
    Started over 3 years ago
    by vshnkmr
  • Discussion

    Testing an IC with a packaging type of CQFP80 (0.8 mm pitch value-20mm*14mm) Locked

    905 views
    0 replies
    Started over 3 years ago
    by HamedN
  • Discussion

    How to group objects in schematic or add data Locked

    10941 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    AC analyses issue in ADE Locked

    10858 views
    6 replies
    Latest over 3 years ago
    by FormerMember
  • Discussion

    How to turn off blinking, diamond-shaped markers on the fet geometry in layout Locked

    11668 views
    2 replies
    Latest over 3 years ago
    by SC6789
  • Discussion

    Missing Components in the PCB Layout Locked

    9999 views
    0 replies
    Started over 3 years ago
    by Chinmaya37
  • Discussion

    Polysilicon in 180nm TSMC Locked

    10900 views
    1 reply
    Latest over 3 years ago
    by SC6789
  • Discussion

    3DB bandwidth expression Locked

    13505 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information