• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Problem in reporting set_data_check in Genus 19 Locked

    14423 views
    0 replies
    Started over 5 years ago
    by dbellix
  • Discussion

    bindkey to open calibre nmDRC & nmLVS & PEX Locked

    1599 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Regarding Manufacture--Variants ( Allegro PCB Performance Option Version 16.01 ) Locked

    7769 views
    7 replies
    Latest over 5 years ago
    by steve
  • Discussion

    Plot using waveVsWave function Locked

    17311 views
    3 replies
    Latest over 5 years ago
    by Pedro Cardoso
  • Discussion

    Noise Contribution and Simulation in Cadence. Locked

    15832 views
    1 reply
    Latest over 5 years ago
    by FormerMember
  • Discussion

    Cadence Allegro 17.04 Download Locked

    21956 views
    5 replies
    Latest over 5 years ago
    by OCSUX
  • Discussion

    How do I update a 'test case' attribute in a vPlan using the vManager API (vAPI) Locked

    5012 views
    3 replies
    Latest over 5 years ago
    by Sean Collins
  • Discussion

    Capture Edit object properties: change multiple parts of same type at same time Locked

    17533 views
    2 replies
    Latest over 5 years ago
    by frank mpbc
  • Discussion

    Default color scheme / grid settings for new footprints (.dra) Locked

    13579 views
    2 replies
    Latest over 5 years ago
    by steve
  • Discussion

    How to extract the pin's layer information from DBID?

    3109 views
    2 replies
    Latest over 5 years ago
    by ichliebedich
  • Discussion

    Adding CIS parts to a schematic using the command line Locked

    11680 views
    0 replies
    Started over 5 years ago
    by thomasli
  • Discussion

    Spectre model aliasing Locked

    13946 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    What the heck happened to ratsnest during move? Locked

    14030 views
    3 replies
    Latest over 5 years ago
    by redwire
  • Discussion

    Rigid-Flex PCB design in Allegro Locked

    21173 views
    5 replies
    Latest over 5 years ago
    by vinatronic
  • Discussion

    after CISAddSearchQuery -> CISExecuteQuery, then how to clear added conditions? Locked

    1305 views
    0 replies
    Started over 5 years ago
    by Terry0909
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information