• Discussion

  Disable startup tools like SI anyalysis, Align & pspice Locked

  1975 views
  3 replies
  Latest over 6 years ago
  by steve
• Discussion

  How to get the cap vs frequency of a MOS by using cadence? Locked

  19350 views
  1 reply
  Latest over 6 years ago
  by henker
• Discussion

  Equations in command line Locked

  13835 views
  2 replies
  Latest over 6 years ago
  by Magnetcore
• Discussion

  Display point to point rat nest for voltage nets Locked

  16139 views
  4 replies
  Latest over 6 years ago
  by Jeff Underwood
• Discussion

  How to filter the cell list in a Create Instance Form in schematic and layout Locked

  18442 views
  3 replies
  Latest over 6 years ago
  by Sheppie
• Discussion

  STEP Mapping Locked

  13196 views
  0 replies
  Started over 6 years ago
  by Fredda
• Discussion

  Virtuoso help with DRD layout Locked

  15195 views
  1 reply
  Latest over 6 years ago
  by ImpinjJim
• Discussion

  Design library not defined while reading module with ncsim Locked

  22118 views
  4 replies
  Latest over 6 years ago
  by cuonghl
• Discussion

  Non functional pads Locked

  15197 views
  2 replies
  Latest over 6 years ago
  by wgr2010
• Discussion

  Optimization method in ADE_XL or ADE_GXL Locked

  19892 views
  8 replies
  Latest over 6 years ago
  by Andrew Beckett
• Discussion

  [IMC] Toggle coverage report Locked

  17476 views
  2 replies
  Latest over 6 years ago
  by NabilE
• Discussion

  How to make defparam disappear in netlist generated by NC-verilog in Cadence Locked

  14748 views
  1 reply
  Latest over 6 years ago
  by StephenH
• Discussion

  VPlan Report- links for each test Locked

  1632 views
  1 reply
  Latest over 6 years ago
  by StephenH
• Discussion

  VManager wrongly imports failed test as passed Locked

  15997 views
  1 reply
  Latest over 6 years ago
  by StephenH
• Discussion

  Drain Current Noise Power VS gm Locked

  15850 views
  3 replies
  Latest over 6 years ago
  by Horace Chen