• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    take a fixed step time Locked

    18709 views
    5 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Need some advice on how to complete this one microprocessor connection. Locked

    20972 views
    16 replies
    Latest over 6 years ago
    by excellon1
  • Discussion

    Artwork title blocks Locked

    13592 views
    1 reply
    Latest over 6 years ago
    by CadAce2K
  • Discussion

    board geometry Locked

    16574 views
    4 replies
    Latest over 6 years ago
    by CadAce2K
  • Discussion

    VLS lock manager auto-refresh without DM Locked

    16982 views
    5 replies
    Latest over 6 years ago
    by caver456
  • Discussion

    Force X in gate level simulation Locked

    17730 views
    4 replies
    Latest over 6 years ago
    by POUCO
  • Discussion

    Stability analysis of PLL Locked

    21028 views
    5 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    How to run the autorouter in Allegro 17.2? Locked

    14068 views
    0 replies
    Started over 6 years ago
    by tmd63
  • Discussion

    .CAD file extention Locked

    18753 views
    3 replies
    Latest over 6 years ago
    by steve
  • Discussion

    DELAY OF PARTICULAR PATH Locked

    14585 views
    0 replies
    Started over 6 years ago
    by Rahila
  • Discussion

    Plotting a straight line (the hard way) Locked

    16628 views
    3 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Parallelizing simulation with a variable sweep in an analysis itself Locked

    15249 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    how to define different sweep variables for different test within the same adexl Locked

    16584 views
    3 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Pin Discrepancies between OrCAD Capture and Allegro Pins on Translated OrCAD Layout PCB File Locked

    15470 views
    1 reply
    Latest over 6 years ago
    by steve
  • Discussion

    Opening Capture CIS in the background Locked

    13238 views
    0 replies
    Started over 6 years ago
    by Lalis
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information