• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Functional coverage report. Locked

    18368 views
    0 replies
    Started over 7 years ago
    by Sparsh Gupta
  • Discussion

    common source amplifier of RF signal problem Locked

    21503 views
    3 replies
    Latest over 7 years ago
    by yefJ
  • Discussion

    Quickplace - place components by room Locked

    1372 views
    0 replies
    Started over 7 years ago
    by adomino
  • Discussion

    Problem about Changing Simulation Output Format Locked

    19159 views
    2 replies
    Latest over 7 years ago
    by MingHChou
  • Discussion

    VerilogA Out-of-Module access top level nets? Locked

    15407 views
    0 replies
    Started over 7 years ago
    by billnxp
  • Discussion

    Can't move 'unfixed' component, and mechanical pins disappearing. Locked

    2510 views
    1 reply
    Latest over 7 years ago
    by redwire
  • Discussion

    Is there a command that executes a string? Locked

    15385 views
    2 replies
    Latest over 7 years ago
    by CADcasualty
  • Discussion

    Importing DXF file as board outline deletes everything - 17.2 Locked

    2300 views
    2 replies
    Latest over 7 years ago
    by gborba
  • Discussion

    Assura QRC error in batch mode. Locked

    15776 views
    4 replies
    Latest over 7 years ago
    by MedAn
  • Discussion

    ERROR (VACOMP-1008): Cannot compile ahdlcmi module library. Locked

    22023 views
    11 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Set default net name in drop downlist Locked

    13684 views
    3 replies
    Latest over 7 years ago
    by ENEGUE
  • Discussion

    Running ADE L several times in a day Locked

    14479 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Virtuoso Chip Assembly Router in 6.1.8 Locked

    15747 views
    2 replies
    Latest over 7 years ago
    by mhkvy4
  • Discussion

    Is there a way of accessing the full net name of a net object in a hierarchical design? Locked

    17175 views
    2 replies
    Latest over 7 years ago
    by MatthewLove
  • Discussion

    How get the "eventtime" variable calculated and used in the sampled PAC analysis Locked

    2219 views
    2 replies
    Latest over 7 years ago
    by groviere
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information