• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Covert a circle into a dxf file to a plated hole Locked

    14446 views
    3 replies
    Latest over 7 years ago
    by Robert Finley
  • Discussion

    How to get started with Cadence Verification IP (VIP)? Locked

    13989 views
    0 replies
    Started over 7 years ago
    by RamkumarV
  • Discussion

    Encryption of Capture tcl script Locked

    15246 views
    2 replies
    Latest over 7 years ago
    by MartinAA
  • Discussion

    Pins denied when converting from circuit to component symbol Locked

    14979 views
    3 replies
    Latest over 7 years ago
    by yefJ
  • Discussion

    Allegro and SharePoint Locked

    15100 views
    3 replies
    Latest over 7 years ago
    by Robert Finley
  • Discussion

    Design entry HDL schematic symbol to CIS schematics symbol conversion. Locked

    13307 views
    0 replies
    Started over 7 years ago
    by luisp
  • Discussion

    How to judge a VIP is a good VIP? Locked

    14228 views
    1 reply
    Latest over 7 years ago
    by RamkumarV
  • Discussion

    can't plot waveform while simulating in cadence virtuoso via spectre Locked

    18285 views
    11 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Linking OrCAD CIS to MySQL -> Only 1 component per Table Shown? Locked

    1468 views
    1 reply
    Latest over 7 years ago
    by JFuoco
  • Discussion

    vsource parameters cleared when changing source type Locked

    14570 views
    2 replies
    Latest over 7 years ago
    by PhilMN
  • Discussion

    Unable to run an ocean script after receiving the message *WARNING* (infile): not a normal file Locked

    15206 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    tran statement in spectre Locked

    16219 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    spectre +aps simulation: the vsources devices with dc=0 are removed, so the currents through those devices cannot be plot Locked

    2314 views
    3 replies
    Latest over 7 years ago
    by Marc Heise
  • Discussion

    Need Help to Know *W,WKWTLK "Waiting for a Exclusive lock" issue Locked

    8952 views
    2 replies
    Latest over 7 years ago
    by mahee424
  • Discussion

    Custom report generation Locked

    15185 views
    1 reply
    Latest over 7 years ago
    by KMani
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information