• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Simulation for Ferroelectric Capacitor (Based on VerilogA model) for C-V curve Locked

    16884 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Database Manager in OrCAD Capture CIS Locked

    15024 views
    2 replies
    Latest over 7 years ago
    by HirosakiOnda
  • Discussion

    multiple instances for monte carlo Locked

    15966 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Symbol not found in PSMPATH or must be "dbdoctor"ed. Locked

    10953 views
    2 replies
    Latest over 7 years ago
    by Bader97
  • Discussion

    How to change an attribute of a component group using console commands in Allegro Design Entry HDL Locked

    16384 views
    1 reply
    Latest over 7 years ago
    by Daniel Tormo
  • Discussion

    pass arrayed variable from ocean to design Locked

    15040 views
    2 replies
    Latest over 7 years ago
    by DavidLou
  • Discussion

    Remove design variable "(name=value)" pairs in ViVA waveform names Locked

    3391 views
    6 replies
    Latest over 7 years ago
    by MatthewLove
  • Discussion

    stop layout snapping two close by cells to overlap Locked

    18076 views
    4 replies
    Latest over 7 years ago
    by DavidLou
  • Discussion

    Library Path display issue Locked

    18720 views
    7 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    editing icadv layout data in 6.1.x virtuoso Locked

    14680 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Fastest way to merge two lists without duplicates Locked

    21390 views
    9 replies
    Latest over 7 years ago
    by Dushyant
  • Discussion

    What does area reported by RTL compiler mean? Locked

    35860 views
    6 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    wrapper for existing PCELL Locked

    14654 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Bind key for setting to "copy reference" mode in the "Quick Align" window. Locked

    6086 views
    7 replies
    Latest over 7 years ago
    by Arokia
  • Discussion

    Skill access functions for schematic instances Locked

    17338 views
    4 replies
    Latest over 7 years ago
    by CADcasualty
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information