• Discussion

  how to increase the row height of drill chart? Locked

  16437 views
  4 replies
  Latest over 15 years ago
  by Ejlersen
• Discussion

  Elaborate Verilog and VHDL mixed language design Locked

  14397 views
  0 replies
  Started over 15 years ago
  by archive
• Discussion

  creating pins in symbol editor - Capture 16.3 Locked

  3855 views
  4 replies
  Latest over 15 years ago
  by Bennigin
• Discussion

  IC613 shared libraries Locked

  17304 views
  3 replies
  Latest over 15 years ago
  by acomerma
• Discussion

  "Set_refdes.il" skill program, "axlDBChangeText" please change the command to use.

  1335 views
  0 replies
  Started over 15 years ago
  by min sook
• Discussion

  Getting error in simulation Locked

  18092 views
  6 replies
  Latest over 15 years ago
  by Nabavi
• Discussion

  A memory error has occurred during cellview import Locked

  14602 views
  4 replies
  Latest over 15 years ago
  by aplumb
• Discussion

  Monte Carlo Analysis | HitKit Locked

  13973 views
  1 reply
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  Saving of CIS Symbols Locked

  16523 views
  6 replies
  Latest over 15 years ago
  by Goblin59
• Discussion

  constraining nets to layers and automatic neck down Locked

  13249 views
  1 reply
  Latest over 15 years ago
  by Khurana
• Discussion

  How to export components to IDF file? Locked

  14947 views
  1 reply
  Latest over 15 years ago
  by steve
• Discussion

  Creation of a shape for using as a padstack form Locked

  13058 views
  1 reply
  Latest over 15 years ago
  by steve
• Discussion

  input parameter, (color net) has a bug. (allegro v16.3) Locked

  12570 views
  0 replies
  Started over 15 years ago
  by min sook
• Discussion

  Creation of a shape for using as a padstack form Locked

  12946 views
  1 reply
  Latest over 15 years ago
  by Goblin59
• Discussion

  Translation of Schematic Files Locked

  14079 views
  5 replies
  Latest over 15 years ago
  by Goblin59