• Discussion

  Edit board outline Locked

  26179 views
  7 replies
  Latest over 16 years ago
  by redwire
• Discussion

  Encounter v7.1 warnings and errors Locked

  13913 views
  1 reply
  Latest over 16 years ago
  by Music
• Discussion

  SV: Coverage of assertions (only count hits??) Locked

  14551 views
  1 reply
  Latest over 16 years ago
  by rossbthompson
• Discussion

  How/Where/when to use unions Locked

  2589 views
  1 reply
  Latest over 16 years ago
  by Vinayhonnavara
• Discussion

  Move Text Relative in Design Entry Locked

  12713 views
  0 replies
  Started over 16 years ago
  by tiffarific
• Discussion

  How to count the number of digital gates used on my virtuoso schematic? Locked

  17151 views
  2 replies
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  OS signal 11 (segmentation violation) error Locked

  15299 views
  1 reply
  Latest over 16 years ago
  by StephenH
• Discussion

  vr_ad utilily Locked

  13562 views
  1 reply
  Latest over 16 years ago
  by Hilmar
• Discussion

  Why do we code FF using NBA w.r.t Stratified event queue Locked

  13589 views
  1 reply
  Latest over 16 years ago
  by Shalom B
• Discussion

  Autorouting nets Locked

  13203 views
  3 replies
  Latest over 16 years ago
  by Nagaraj Shanmu
• Discussion

  Einstein's puzzle (System Verilog) solved by Incisive92 Locked

  4426 views
  1 reply
  Latest over 16 years ago
  by redwire
• Discussion

  Design entry CIS Database part Locked

  13434 views
  3 replies
  Latest over 16 years ago
  by HGarcia
• Discussion

  Text properties in PVS ? Locked

  14325 views
  2 replies
  Latest over 16 years ago
  by Selef
• Discussion

  Cadence IC 6.1.3 licensing issues Locked

  14333 views
  3 replies
  Latest over 16 years ago
  by Quek
• Discussion

  detailRoute vs trialRoute Locked

  15234 views
  5 replies
  Latest over 16 years ago
  by Khanh