• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Mapping 18nm tech file Locked

    5308 views
    0 replies
    Started over 2 years ago
    by Mukesh Babu
  • Discussion

    How to set ADE assembler expressions using the same output waveform resulting from different design variables? Locked

    5367 views
    0 replies
    Started over 2 years ago
    by NewScreenName
  • Suggested Answer

    trace width showing incorrect value when provided with layer thickness and impedance value 0

    5728 views
    1 reply
    Latest over 2 years ago
    by SandeepVarrier
  • Answered

    DRC error not showing for the unconnected pins 0

    4241 views
    1 reply
    Latest over 2 years ago
    by oldmouldy
  • Discussion

    verification metrics on IMC Locked

    10414 views
    8 replies
    Latest over 2 years ago
    by StephenH
  • Discussion

    resizing of via or contact as PDK gets changed Locked

    5363 views
    1 reply
    Latest over 2 years ago
    by yogeshjaiswalCAD
  • Discussion

    Skill code to resizing of via or contact ( PDK gets changed) used in cell from top to bottom hierarchy Locked

    5527 views
    1 reply
    Latest over 2 years ago
    by yogeshjaiswalCAD
  • Not Answered

    OrCAD Capture DRC fails to find unconnected pin even though "Check Unconnected Pins" is selected in DRC rules setup 0

    2663 views
    2 replies
    Latest over 2 years ago
    by RohitRohan
  • Suggested Answer

    3D step file not exporting properly 0

    6956 views
    3 replies
    Latest over 2 years ago
    by JITHINDEV
  • Discussion

    how to delete the pin completely in layout Locked

    6528 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Any way to reduce the time it takes for transient to start on a very large design? Locked

    6220 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    How to ensure that only one hiRegTimer process is running at any one time Locked

    7597 views
    6 replies
    Latest over 2 years ago
    by blankman
  • Discussion

    no define_arc generated using write_template -truth_table Locked

    658 views
    0 replies
    Started over 2 years ago
    by Mathieu Chene
  • Discussion

    Searching for a component in OrCAD X Capture CIS

    4550 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Discussion

    transfer normal hot key layer to the function recall style Locked

    7194 views
    7 replies
    Latest over 2 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information