• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    To adjust the length of automatically generated wires after pressing space in schematic Locked

    6736 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Clarity Solution for 5G using Virtuoso-Clarity Integration.

    1360 views
    0 replies
    Started over 2 years ago
    by jillashiva
  • Suggested Answer

    Orcad libraries font issues 0

    4399 views
    2 replies
    Latest over 2 years ago
    by Ulf K
  • Suggested Answer

    Making traces skeletal and pads hollow as default whenever opening a design or symbol regardless of its inherited settings? 0

    5725 views
    2 replies
    Latest over 2 years ago
    by Ulf K
  • Discussion

    Xtensa EXTMEMATTRIBUTES Locked

    5126 views
    0 replies
    Started over 2 years ago
    by ciapata
  • Answered

    Skill to delete selected net and padstakck via +1

    6870 views
    2 replies
    Latest over 2 years ago
    by zpofrp
  • Not Answered

    Using System Capture in a script (on Linux) 0

    4849 views
    1 reply
    Latest over 2 years ago
    by rg13
  • Suggested Answer

    Error Modifying Part Downloaded from Unified CIS 0

    4722 views
    2 replies
    Latest over 2 years ago
    by rg13
  • Answered

    resistance +1

    2773 views
    1 reply
    Latest over 2 years ago
    by Benoit Mallol
  • Discussion

    actime and acname both grey in ams Locked

    5117 views
    0 replies
    Started over 2 years ago
    by sjwprcker
  • Discussion

    skill command for Fractures edges of the specified object on the input list into horizontal trapezoids. Locked

    5621 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    cadence Virtuoso netlist issue in synopsis hspice Locked

    5225 views
    0 replies
    Started over 2 years ago
    by rtyuy
  • Not Answered

    OrCAD 17.4 CIS backannotate pin swap 0

    5408 views
    5 replies
    Latest over 2 years ago
    by RFinley
  • Suggested Answer

    Check no place bound in component 0

    8301 views
    7 replies
    Latest over 2 years ago
    by eDave
  • Discussion

    Change mode of oa_update_mode from false to true Locked

    6082 views
    1 reply
    Latest over 2 years ago
    by spojer
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information