• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How do I avoid the renaming of long net names during netlisting/flattening? Locked

    8924 views
    13 replies
    Latest over 16 years ago
    by skillUser
  • Discussion

    Allegro multigate, multi section parts Locked

    16781 views
    5 replies
    Latest over 16 years ago
    by randydawson
  • Discussion

    need to browse the device categories using itkDB.

    13437 views
    2 replies
    Latest over 16 years ago
    by Mikhail111
  • Discussion

    Capture to layout transfer Locked

    13522 views
    1 reply
    Latest over 16 years ago
    by oldmouldy
  • Discussion

    POWER_GROUP feature Locked

    14774 views
    5 replies
    Latest over 16 years ago
    by archive
  • Discussion

    Assura LVS errors/warnings Locked

    1181 views
    0 replies
    Started over 16 years ago
    by tkhan
  • Discussion

    R extraction in Assura Locked

    14134 views
    2 replies
    Latest over 16 years ago
    by TIGRESS
  • Discussion

    Executing/Loading SKILL scripts after PCB editor has come up

    6493 views
    7 replies
    Latest over 16 years ago
    by eDave
  • Discussion

    route>slide axl-command??

    2023 views
    4 replies
    Latest over 16 years ago
    by sepiroth
  • Discussion

    Signames on pins? How do I get rid of them? (You will want to read this!) Locked

    14157 views
    3 replies
    Latest over 16 years ago
    by summer07
  • Discussion

    How to update input delay with clock latency during APR in SOC encounter Locked

    14560 views
    2 replies
    Latest over 16 years ago
    by jsjsjsjs
  • Discussion

    via help Locked

    13074 views
    2 replies
    Latest over 16 years ago
    by brodesu
  • Discussion

    Pin "VDD": floating input/output Locked

    6373 views
    1 reply
    Latest over 16 years ago
    by Andrew Beckett
  • Discussion

    Parasitic Inductance Calculation Locked

    14223 views
    0 replies
    Started over 16 years ago
    by stevenLiu
  • Discussion

    Void in plane shape Locked

    15471 views
    2 replies
    Latest over 16 years ago
    by Carvey
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information