• Discussion

  Measure DAC performance over corners Locked

  13859 views
  0 replies
  Started over 16 years ago
  by coco009
• Discussion

  ctrl annotate and finding the components in concept HDL-16.2 Locked

  18536 views
  7 replies
  Latest over 16 years ago
  by Khurana
• Discussion

  schematic/layout view interaction Locked

  3182 views
  3 replies
  Latest over 16 years ago
  by craigth
• Discussion

  How to sort pins in a particular order? Locked

  16463 views
  6 replies
  Latest over 16 years ago
  by NAADHAN
• Discussion

  What is OPC based metal fill ? Locked

  16951 views
  1 reply
  Latest over 16 years ago
  by NAADHAN
• Discussion

  Assura DRC: How to Define derived layers Locked

  16689 views
  5 replies
  Latest over 16 years ago
  by stuso
• Discussion

  how to instantiate verilog module in vhdl top level Locked

  18344 views
  1 reply
  Latest over 16 years ago
  by Hilmar
• Discussion

  command description needed Locked

  14171 views
  2 replies
  Latest over 16 years ago
  by svcadence
• Discussion

  partition flow power planning Locked

  14313 views
  2 replies
  Latest over 16 years ago
  by jgentry
• Discussion

  ORCAD AND VISTA SOLUTION Locked

  14375 views
  5 replies
  Latest over 16 years ago
  by salasidis
• Discussion

  Question about fix hold time: buffer insertion Locked

  15150 views
  2 replies
  Latest over 16 years ago
  by Robert Lee
• Discussion

  A problem with a BlackBox Locked

  21125 views
  9 replies
  Latest over 16 years ago
  by Kari
• Discussion

  How to adjust the core LL(lower left )Co-ordinates-(Origin) to 00 ? Locked

  908 views
  2 replies
  Latest over 16 years ago
  by NAADHAN
• Discussion

  Selecting rodobjects based on database Id Locked

  15730 views
  4 replies
  Latest over 16 years ago
  by infy
• Discussion

  Error: combinatorial path crossing multiple units drives a signal Locked

  14078 views
  0 replies
  Started over 16 years ago
  by pingu