• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Noise FMAX setting in transient noise simulation Locked

    13624 views
    5 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    Errors exist in master control file [solved] Locked

    6676 views
    2 replies
    Latest over 2 years ago
    by hesaliveJim
  • Discussion

    Print multiple evaluated variables without double quotes throughout a sentence not constructed by concatenation, special procedure, function, or macro Locked

    5880 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Answered

    How to turn off online drc within a tcl script 0

    7083 views
    4 replies
    Latest over 2 years ago
    by gvellet
  • Discussion

    Design considerations for High-Speed Boards

    6270 views
    0 replies
    Started over 2 years ago
    by geda
  • Discussion

    how to add net connectivity info or overwrite net connectivity using skill ? Locked

    6284 views
    1 reply
    Latest over 2 years ago
    by AurelBuche
  • Discussion

    Autostop in Maestro after evaluating all measurements Locked

    6469 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Not Answered

    OrCAD – Tip of the week: Saving the design name in lowercase 0

    4759 views
    1 reply
    Latest over 2 years ago
    by masamasa
  • Discussion

    Generating vias of the overlap metals of the same net Locked

    7411 views
    2 replies
    Latest over 2 years ago
    by AurelBuche
  • Discussion

    ADE L ERROR Locked

    7959 views
    3 replies
    Latest over 2 years ago
    by Psyliver
  • Discussion

    "rte" skill functions does not throw the output as intended Locked

    506 views
    0 replies
    Started over 2 years ago
    by Naveen002
  • Discussion

    Any Virtuoso based tool/script for placing small instances (just has two pins) automatically on level-1 pins Locked

    548 views
    0 replies
    Started over 2 years ago
    by Piyush8
  • Discussion

    Divider noise in a PLL Locked

    10980 views
    9 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    The usage of the vfreq function in ADE Explorer calculator. Locked

    13012 views
    14 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    SysCap – Tip of the Week: Assigning a RefDes range for hierarchical blocks

    4347 views
    0 replies
    Started over 2 years ago
    by DesignTech
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information