• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    i want to do that kind of simulation with cadence, but i don't know how to do it ? Locked

    3536 views
    7 replies
    Latest over 2 years ago
    by ShawnLogan
  • Suggested Answer

    OrCAD Capture CIS: Export BOM via TCL 0

    5212 views
    5 replies
    Latest over 2 years ago
    by CadAP
  • Discussion

    Sigrity Aurora solver to calculate crosstalk of parallel vias

    4381 views
    0 replies
    Started over 2 years ago
    by SimTech
  • Answered

    How do you assign multiple resistors to one library part? 0

    6456 views
    4 replies
    Latest over 2 years ago
    by Sky Panda
  • Not Answered

    POSTOL and NEGTOL for Montecarlo Analysis 0

    5674 views
    3 replies
    Latest over 2 years ago
    by TechiEE12
  • Discussion

    Could not find netlist procedure: _spectreCap instance Locked

    2958 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    layer cut on hierarchy Locked

    8068 views
    5 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    What are the common design rule checks you use for schematic audit?

    4445 views
    0 replies
    Started over 2 years ago
    by Krishnadas
  • Discussion

    PDF files in library manager Locked

    7461 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    QRC's av_extracted view is not showing any parasitic resistotrs and capacitors and metal layers Locked

    2152 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Missing the buttonLayout of a form that docked in a dockWindow Locked

    6699 views
    2 replies
    Latest over 2 years ago
    by GenoJohnking
  • Discussion

    What are the possible ways of exporting layout to a text file and importing it back while retaining layout and pcell properties Locked

    6817 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    AI affects Locked

    5787 views
    0 replies
    Started over 2 years ago
    by Andrew018
  • Discussion

    Verilog netlist to Schematics Locked

    9814 views
    1 reply
    Latest over 2 years ago
    by Andrew018
  • Suggested Answer

    PCB Temperature getting in charging 0

    6256 views
    1 reply
    Latest over 2 years ago
    by SandeepVarrier
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information