• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    DRC Developers question Locked

    7203 views
    0 replies
    Started over 2 years ago
    by MollyMeow
  • Discussion

    Allegro - Tip of the Week: Controlling the numbering of all RefDes when renaming from start

    1311 views
    0 replies
    Started over 2 years ago
    by geda
  • Discussion

    What’s new in Celsius Thermal Solver 2023.1 - #3 – Power loss transfer capability & smart boundary detection

    2168 views
    1 reply
    Latest over 2 years ago
    by SimTech
  • Discussion

    How do you analyze the effect of temperature on your circuit?

    6333 views
    2 replies
    Latest over 2 years ago
    by TechiEE12
  • Answered

    centrifugal compressor with vaneless diffuser +1

    5385 views
    5 replies
    Latest over 2 years ago
    by Colinda
  • Discussion

    Zero-Order Hold Filter Implementation in Cadence AC Simulation Locked

    9617 views
    5 replies
    Latest over 2 years ago
    by ShawnLogan
  • Answered

    Regarding the calculation of KCS resistance +1

    3821 views
    1 reply
    Latest over 2 years ago
    by Benoit Mallol
  • Suggested Answer

    How could I control the output waveform interpolation in Pspice project or Netlist while using V/I pwl file? 0

    1430 views
    1 reply
    Latest over 2 years ago
    by AyushD
  • Discussion

    Request information on Tools Locked

    7008 views
    0 replies
    Started over 2 years ago
    by DEEPACDAC
  • Discussion

    Creating a variable capacitor Locked

    7182 views
    1 reply
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    Very low DC gain of pstb simulation Locked

    8465 views
    3 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    Bindkey statement for toggling Transparent group. Locked

    7256 views
    3 replies
    Latest over 2 years ago
    by Arokia
  • Discussion

    Bindkey for turning off the "Cross Cursor" in Layout Locked

    4045 views
    7 replies
    Latest over 2 years ago
    by Arokia
  • Discussion

    Importance of OnDie parasitics of a buffer model in PBA and SLA analyses

    8282 views
    1 reply
    Latest over 2 years ago
    by SimTech
  • Discussion

    Best ways to set Design for Manufacturing rules in the PCB design flow!

    9246 views
    5 replies
    Latest over 2 years ago
    by Jeff H
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information