• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Free version of NC-Verilog Locked

    9561 views
    3 replies
    Latest over 2 years ago
    by StephenH
  • Discussion

    SysCap – Tip of the Week: Adding a property to all parts of a hierarchical block

    4522 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Not Answered

    Simulation cannot run 0

    5549 views
    2 replies
    Latest over 2 years ago
    by Hannah12
  • Discussion

    Phase noise from transient: PN function Locked

    9758 views
    4 replies
    Latest over 2 years ago
    by ShawnLogan
  • Discussion

    How do you manage variations in your BOM (Bill of Material)?

    5722 views
    2 replies
    Latest over 2 years ago
    by Minet
  • Discussion

    Right Angle Route/Slot in Padstack?

    6221 views
    9 replies
    Latest over 2 years ago
    by jc teyssier
  • Discussion

    Regarding installation of Standart IO cell and pad libraries Locked

    6697 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    How to print report to pdf

    8100 views
    3 replies
    Latest over 2 years ago
    by Tolo1996
  • Discussion

    HOW TO SCALE SELECTION BOUNDARY WHEN INSTANTIATING LAYOUT Locked

    6686 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    What is a good way to work, modify and get back / extend your ADE setup? Locked

    6850 views
    2 replies
    Latest over 2 years ago
    by StephanWeber
  • Discussion

    Delivered example STRATUS_20.24.100/share/stratus/collateral/examples/simple_dmac_apb is not able to work. Locked

    1814 views
    0 replies
    Started over 2 years ago
    by mxlusereight
  • Discussion

    Irun error MXINDR with a verilog PLL model wrapper written in VHDL, any way to workaround? Locked

    7820 views
    2 replies
    Latest over 2 years ago
    by mxlusereight
  • Discussion

    How to Map covergroup from present regression database to a reference vPlan Locked

    7868 views
    1 reply
    Latest over 2 years ago
    by StephenH
  • Discussion

    Xcelium waveform dump into custom directory Locked

    10435 views
    1 reply
    Latest over 2 years ago
    by StephenH
  • Discussion

    MC stuck in ams simulation Locked

    7145 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information