• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    post layout extracted simulation Locked

    10262 views
    1 reply
    Latest over 3 years ago
    by FormerMember
  • Not Answered

    While trying to connect a net, the add via option is disabled 0

    10654 views
    2 replies
    Latest over 3 years ago
    by AadamMillar
  • Not Answered

    Orcad library files with file names with spaces are not supported in Allegro system capture 0

    8874 views
    2 replies
    Latest over 3 years ago
    by Zhifeng Jin
  • Discussion

    Got a SYNTAX ERROR, does anyone meet this error? Locked

    12155 views
    3 replies
    Latest over 3 years ago
    by lingtao jiang
  • Discussion

    ESD Protection general layout info Locked

    9719 views
    1 reply
    Latest over 3 years ago
    by FormerMember
  • Discussion

    AMS netlist with CDF parameter Locked

    8606 views
    0 replies
    Started over 3 years ago
    by RZAQA
  • Discussion

    Overview of Task Assistant in Clarity 3D Workbench

    7274 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    Regular Expressions for ADEXL output filter Locked

    9556 views
    2 replies
    Latest over 3 years ago
    by greywanderer
  • Discussion

    Simulating Noise in OrCAD PSpice

    8064 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    How to use ocnSetXLMode() command to set mode to XL. Locked

    8987 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Answered

    How can I assign ground shape 20 mil away from the outline using PCB editor 17.4? 0

    9573 views
    2 replies
    Latest over 3 years ago
    by tmd63
  • Discussion

    Allegro - Tip of the Week: Want to delete a via that is part of a via stack?

    3072 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Discussion

    Issue with awvPlotWaveform Locked

    9626 views
    2 replies
    Latest over 3 years ago
    by greywanderer
  • Discussion

    How to create layout labels automatically Locked

    19905 views
    8 replies
    Latest over 3 years ago
    by Senan
  • Discussion

    Top-Level RC Extraction with black box option Locked

    10223 views
    0 replies
    Started over 3 years ago
    by Senan
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information