• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Why to use Allegro System Capture - Architecture Block diagram

    1822 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    Export .lib and .mlb files from Orcad DosBox version to Orcad CIS

    7487 views
    0 replies
    Started over 3 years ago
    by Gabob1457
  • Discussion

    Can I use an ADE-Explorer license for an older version of Cadence? Locked

    10086 views
    2 replies
    Latest over 3 years ago
    by 0nTheG0
  • Not Answered

    how to create group (make like same group ) in PCB editor 17.4 ? 0

    11820 views
    1 reply
    Latest over 3 years ago
    by steve
  • Not Answered

    Parts Manager BOM replaces all fields with "Do Not Stuff" 0

    3699 views
    4 replies
    Latest over 3 years ago
    by briwei
  • Discussion

    Bonding Wire in Cadence Virtuoso Locked

    15614 views
    10 replies
    Latest over 3 years ago
    by Senan
  • Discussion

    Get MOSFET parameters for given mode Locked

    16257 views
    7 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Not Answered

    adding Calculiso correctly 0

    10333 views
    2 replies
    Latest over 3 years ago
    by myil17
  • Discussion

    Spectre Netlisting Multiple Instance Resistors Locked

    13417 views
    4 replies
    Latest over 3 years ago
    by Kevin Buck
  • Discussion

    Creating a Symbol from an existing .brd file

    11340 views
    4 replies
    Latest over 3 years ago
    by steve
  • Discussion

    Is that OK to use clsdb from different version of cadence tool Locked

    10870 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Answered

    SKILL code : Get figure of pad ? +1

    5743 views
    2 replies
    Latest over 3 years ago
    by Misao
  • Discussion

    Allegro - Tip of the week: Routing - Dynamic Rat Suppression

    1308 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Not Answered

    Crosstalk Analysis Error 0

    6368 views
    1 reply
    Latest over 3 years ago
    by Master Shifu
  • Discussion

    Loading third party shared libraries needed by custom C-code function used in Verilog-A with CDS_VA_DPI Locked

    10894 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information