• Discussion

  PCB Editor not responding when it starts

  19739 views
  6 replies
  Latest over 5 years ago
  by Apomin
• Discussion

  convert psm file to bsm file (package to mechanical symbol) Locked

  13704 views
  1 reply
  Latest over 5 years ago
  by steve
• Discussion

  solder mask missing on some components

  17861 views
  8 replies
  Latest over 5 years ago
  by steve
• Discussion

  How to extract .psm .dra .pads component footprint / pad from standalone .brd file?

  15222 views
  2 replies
  Latest over 5 years ago
  by AName
• Discussion

  Footprints for Small Polarized Capacitors

  18755 views
  8 replies
  Latest over 5 years ago
  by redwire
• Discussion

  export ADE output expressions to CSV Locked

  15651 views
  2 replies
  Latest over 5 years ago
  by yeh1
• Discussion

  Orcad capture view only mode in 17.4? Locked

  13161 views
  1 reply
  Latest over 5 years ago
  by steve
• Discussion

  Run AMS simulation with ADE-L with import systemVerilogCustom_pkg::* Locked

  17538 views
  3 replies
  Latest over 5 years ago
  by Majdo
• Discussion

  How to include an Instantiated Verilog cell in the config view of AMS simulation Locked

  17963 views
  1 reply
  Latest over 5 years ago
  by Majdo
• Discussion

  Create an array of variables using an array of vdc instances Locked

  20709 views
  5 replies
  Latest over 5 years ago
  by jdimov
• Discussion

  Highlight selected net in Layout XL (and schematic) Locked

  17978 views
  0 replies
  Started over 5 years ago
  by Usoppun
• Discussion

  exporting layout into a file (SKILL) Locked

  13151 views
  3 replies
  Latest over 5 years ago
  by Andrew Beckett
• Discussion

  Save a view using batch-mode commands of vmanager Locked

  14357 views
  3 replies
  Latest over 5 years ago
  by StephenH
• Discussion

  Export sessions to csv in cadence vmanager tool Locked

  20278 views
  5 replies
  Latest over 5 years ago
  by rahul97
• Discussion

  How to remove incorrect nets error in cadence? Locked

  15262 views
  0 replies
  Started over 5 years ago
  by cadence IIT