Custom IC Design

Latest Posts

Discussion

Cadence 5. Trouble with simualting basic element in project.

Category: Custom IC Design

By StreamCX

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 5385 views
Discussion

ams: simulating design with spice netlist with bus ports

Category: Custom IC Design

By Runner

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 15293 views
Discussion

ruler in virtuoso Layout L - problem solved

Category: Custom IC Design

By vikaspadu

$usertype
•
updated over 16 years ago by vikaspadu

2 replies • 8227 views
Discussion

ADE(GUI) DC analysis query

Category: Custom IC Design

By eppramod

$usertype
•
updated over 16 years ago by eppramod

3 replies • 1398 views
Discussion

Encounter "short" violations

Category: Custom IC Design

By superman321

$usertype
•
updated over 16 years ago by Andrew Beckett

2 replies • 1127 views
Discussion

How to get min value of a transistor width/length in a given pdk by skill?

Category: Custom IC Design

By IC Layout

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 2771 views
Discussion

Can OpenAccess stream in abd out gzip gds

Category: Custom IC Design

By Bidou

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 13977 views
Discussion

Layout and LVS of a non-standard device!

Category: Custom IC Design

By Ueue

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 15931 views
Discussion

Cut Guard Ring - TTB

Category: Custom IC Design

By kashvi

$usertype
•
started over 16 years ago

0 replies • 661 views
Discussion

Questions Regarding the Virtuoso XL Layout

Category: Custom IC Design

By tester

$usertype
•
updated over 16 years ago by Vabzter

3 replies • 14737 views
Discussion

MOS area and perimeter are not calculated from parametrized w and l

Category: Custom IC Design

By joliveros

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 15668 views
Discussion

Cannot view output log in ADE GXL during simulation

Category: Custom IC Design

By Grover

$usertype
•
updated over 16 years ago by Grover

6 replies • 18030 views
Discussion

behavioral VHDL description to Cadence Schematic

Category: Custom IC Design

By PrachiB

$usertype
•
updated over 16 years ago by Andrew Beckett

2 replies • 14964 views
Discussion

hexadecimal numbers in veriloga

Category: Custom IC Design

By Nikolaj

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 17658 views
Discussion

executable ncsim is not found in UNIX path

Category: Custom IC Design

By PrachiB

$usertype
•
updated over 16 years ago by PrachiB

2 replies • 17113 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.