Custom IC Design

Latest Posts

Discussion

Is there a way to turn off power/ground fly lines in xl

Category: Custom IC Design

By psill00

$usertype
•
updated over 3 years ago by psill00

2 replies • 1755 views
Discussion

Quantus QRC (PVS interface) error

Category: Custom IC Design

By Reda2126

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9521 views
Discussion

How to know ADE runICRP files come from which library and cell view when the run status is pending?

Category: Custom IC Design

By JMTKRex

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 10741 views
Discussion

[Layout] Edit properties - select all objects in the tree by default

Category: Custom IC Design

By AurelBuche

$usertype
•
updated over 3 years ago by AurelBuche

2 replies • 2766 views
Discussion

steadyratio impact on pss

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 13313 views
Discussion

Layout Dummy filling using Assura in Cadence Virtuoso

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

4 replies • 12440 views
Discussion

Parameter 'ad' not found in transistor models

Category: Custom IC Design

By Vikram17

$usertype
•
started over 3 years ago

0 replies • 566 views
Discussion

The cell is getting skipped during cell characterization

Category: Custom IC Design

By Vikram17

$usertype
•
started over 3 years ago

0 replies • 9180 views
Discussion

What the license is required in spectre simulation?

Category: Custom IC Design

By ichiro

$usertype
•
updated over 3 years ago by ichiro

2 replies • 12871 views
Discussion

Gravity snapping through hierarchy

Category: Custom IC Design

By anomolousDoug

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9510 views
Discussion

Output expressions from Data Browser VIVA vs. Calculator

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9583 views
Discussion

Using the same output expressions for post-layout simulation

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 9988 views
Discussion

extracting simulation temperature

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 3 years ago by Svilen64

2 replies • 11178 views
Discussion

Describe the peak current method [Verilog-A]

Category: Custom IC Design

By YYLee

$usertype
•
updated over 3 years ago by FormerMember

2 replies • 9678 views
Discussion

How to set appropriate transient simulation step size?

Category: Custom IC Design

By Clara Dong

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 15739 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.