Custom IC Design

Latest Posts

Discussion

ADE(GUI) DC analysis query

Category: Custom IC Design

By eppramod

$usertype
•
updated over 16 years ago by eppramod

3 replies • 1405 views
Discussion

Encounter "short" violations

Category: Custom IC Design

By superman321

$usertype
•
updated over 16 years ago by Andrew Beckett

2 replies • 1141 views
Discussion

How to get min value of a transistor width/length in a given pdk by skill?

Category: Custom IC Design

By IC Layout

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 2793 views
Discussion

Can OpenAccess stream in abd out gzip gds

Category: Custom IC Design

By Bidou

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 14038 views
Discussion

Layout and LVS of a non-standard device!

Category: Custom IC Design

By Ueue

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 16014 views
Discussion

Cut Guard Ring - TTB

Category: Custom IC Design

By kashvi

$usertype
•
started over 16 years ago

0 replies • 667 views
Discussion

Questions Regarding the Virtuoso XL Layout

Category: Custom IC Design

By tester

$usertype
•
updated over 16 years ago by Vabzter

3 replies • 14803 views
Discussion

MOS area and perimeter are not calculated from parametrized w and l

Category: Custom IC Design

By joliveros

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 15734 views
Discussion

Cannot view output log in ADE GXL during simulation

Category: Custom IC Design

By Grover

$usertype
•
updated over 16 years ago by Grover

6 replies • 18133 views
Discussion

behavioral VHDL description to Cadence Schematic

Category: Custom IC Design

By PrachiB

$usertype
•
updated over 16 years ago by Andrew Beckett

2 replies • 15027 views
Discussion

hexadecimal numbers in veriloga

Category: Custom IC Design

By Nikolaj

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 17731 views
Discussion

executable ncsim is not found in UNIX path

Category: Custom IC Design

By PrachiB

$usertype
•
updated over 16 years ago by PrachiB

2 replies • 17178 views
Discussion

IUS8.2: convert logic value to wreal

Category: Custom IC Design

By Chris Smit

$usertype
•
updated over 16 years ago by Chris Smit

1 replies • 15181 views
Discussion

Assert checks for overvoltage with duty-cycle

Category: Custom IC Design

By MarkSummers

$usertype
•
updated over 16 years ago by MarkSummers

7 replies • 19064 views
Discussion

Monte Carlo simulation

Category: Custom IC Design

By whlinfei

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 15223 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.