Custom IC Design

Latest Posts

Discussion

RE: ADEXL parametric simulation scalar plot

Category: Custom IC Design

By kenambo

$usertype
•
updated over 8 years ago by kenambo

2 replies • 14838 views
Discussion

Layout Netlist and Topcell Netlist shows correct connections but LVS does not pass!!!

Category: Custom IC Design

By mehdina94rm

$usertype
•
updated over 8 years ago by mehdina94rm

2 replies • 18255 views
Discussion

Should I use the PIN or the NET layer for gnd?

Category: Custom IC Design

By dpalomeq

$usertype
•
updated over 8 years ago by dpalomeq

2 replies • 14463 views
Discussion

License server

Category: Custom IC Design

By Milt

$usertype
•
updated over 8 years ago by Marc Heise

1 replies • 14781 views
Discussion

Pins are not annotated using subcircuit (netlist)

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 8 years ago by Johanny Saenz

4 replies • 15988 views
Discussion

Measure DNL/INL in ADE-XL

Category: Custom IC Design

By migrg

$usertype
•
updated over 8 years ago by migrg

1 replies • 9122 views
Discussion

dft error with a valid transient waveform

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 8 years ago by Aldo2

4 replies • 15347 views
Discussion

Problem in importing verilog netlist to cadence

Category: Custom IC Design

By Casp

$usertype
•
started over 8 years ago

0 replies • 14133 views
Discussion

Verilog-A, one time execution function

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

6 replies • 21762 views
Discussion

scs files

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by Quek

6 replies • 26974 views
Discussion

Exporting ADE-L Variables

Category: Custom IC Design

By netbug

$usertype
•
updated over 8 years ago by netbug

6 replies • 15382 views
Discussion

unwanted snapping in layout editor

Category: Custom IC Design

By huadel

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 16717 views
Discussion

Using DC operating point calculated from spectre in APS Simualtion over Corners

Category: Custom IC Design

By Johanny Saenz

$usertype
•
started over 8 years ago

0 replies • 13934 views
Discussion

What is license feature "Virtuoso_Spectre_GXL_MMSIM_Lk", and how to use it?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

2 replies • 4195 views
Discussion

stb and tran analysis discrepancy

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 8 years ago by FormerMember

1 replies • 1545 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.