Custom IC Design

Latest Posts

Discussion

How could I assign IO type during " Create Pins from Labels" option

Category: Custom IC Design

By Anklon

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 1966 views
Discussion

leHiCreateVia

Category: Custom IC Design

By Ash16

$usertype
•
updated over 7 years ago by Ash16

2 replies • 13881 views
Discussion

AMS not running in cadence OA

Category: Custom IC Design

By DanielHsieh

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 15859 views
Discussion

Syntax for device checks associated to just one type of simulation

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 7 years ago by FormerMember

4 replies • 2616 views
Discussion

Converting Waveform data to list or vector using ocean Script

Category: Custom IC Design

By Ishant Anand

$usertype
•
updated over 7 years ago by Ishant Anand

6 replies • 18291 views
Discussion

MonteCarlo simulation is taking much longer time than expected

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 7 years ago by RFStuff

14 replies • 21689 views
Discussion

VerilogA model Monte Carlo Simulation - Histogram Curve

Category: Custom IC Design

By vijaykpd

$usertype
•
updated over 7 years ago by vijaykpd

8 replies • 4277 views
Discussion

more pin name and net name checking at check and save

Category: Custom IC Design

By enzhu

$usertype
•
updated over 7 years ago by enzhu

3 replies • 14344 views
Discussion

error in checking lvs test with calibre tool

Category: Custom IC Design

By salar1991

$usertype
•
updated over 7 years ago by salar1991

2 replies • 17497 views
Discussion

ADE XL netlisting error (some schematic components are blank)

Category: Custom IC Design

By CSCNalu

$usertype
•
updated over 7 years ago by CSCNalu

5 replies • 16670 views
Discussion

Veriloga parameter expression

Category: Custom IC Design

By RobinCommander

$usertype
•
updated over 7 years ago by RobinCommander

3 replies • 17975 views
Discussion

Leakage current and Leakage power

Category: Custom IC Design

By Sanjay24

$usertype
•
updated over 7 years ago by Quek

1 replies • 14399 views
Discussion

Verilog-A model and temperature in AC-Sim

Category: Custom IC Design

By HoWei

$usertype
•
updated over 7 years ago by HoWei

3 replies • 19517 views
Discussion

Inconsistent "PSD" results between MATLAB & Cadence Calculator

Category: Custom IC Design

By Cod Liang

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 6302 views
Discussion

How to set conditional tests in ADEXL to avoid running tests not needed in a sequence of tests.

Category: Custom IC Design

By angcol

$usertype
•
updated over 7 years ago by angcol

4 replies • 14955 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.