Custom IC Design

Latest Posts

Discussion

avoiding ams re-gen and re-compile the netlist database

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 7 years ago by DavidLou

2 replies • 15267 views
Discussion

Stream out GDS excluding selected cells

Category: Custom IC Design

By Cambridge Lv

$usertype
•
updated over 7 years ago by Cambridge Lv

2 replies • 2214 views
Discussion

changing the location of netlist creation in loop

Category: Custom IC Design

By Suryansh Singh

$usertype
•
updated over 7 years ago by Suryansh Singh

2 replies • 14281 views
Discussion

Multiple GND PAD/Pins connected to the same GND Plane

Category: Custom IC Design

By PatORiordan

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 2206 views
Discussion

pspice code in spectre.

Category: Custom IC Design

By thomas101

$usertype
•
updated over 7 years ago by thomas101

4 replies • 17864 views
Discussion

Saving ADEXL Results automatically

Category: Custom IC Design

By Michele Ancis

$usertype
•
updated over 7 years ago by Andrew Beckett

13 replies • 29940 views
Discussion

ADE XL corner test error

Category: Custom IC Design

By SteffenK

$usertype
•
updated over 7 years ago by SteffenK

8 replies • 18777 views
Discussion

ideal integrator freq response dc gain problem

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14987 views
Discussion

regarding to gpdk 45nm

Category: Custom IC Design

By jayakandpal

$usertype
•
started over 7 years ago

0 replies • 17728 views
Discussion

ultrasim netlist stitching

Category: Custom IC Design

By KOTB

$usertype
•
updated over 7 years ago by Andrew Beckett

5 replies • 15247 views
Discussion

3 laptop xách tay mỹ cũ giá tốt có card đồ họa rời

Category: Custom IC Design

By eliteabc

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 2509 views
Discussion

90nm Technology File

Category: Custom IC Design

By PSASWALE

$usertype
•
updated over 7 years ago by Quek

4 replies • 20210 views
Discussion

DVFS feature ?

Category: Custom IC Design

By Nhumai

$usertype
•
updated over 7 years ago by Nhumai

4 replies • 14372 views
Discussion

veriloga module library association

Category: Custom IC Design

By mystika

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 16411 views
Discussion

Is assura_tech.lib file set correctly?

Category: Custom IC Design

By AlexGo

$usertype
•
updated over 7 years ago by AlexGo

2 replies • 14312 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.