Custom IC Design

Latest Posts

Discussion

extract min and max over corners for every variable step

Category: Custom IC Design

By skylink

$usertype
•
updated over 6 years ago by skylink

2 replies • 17258 views
Discussion

How to reduce parasitics from layout

Category: Custom IC Design

By jyoti kandpal

$usertype
•
updated over 6 years ago by FormerMember

1 replies • 16289 views
Discussion

Virtuosity: Looking Back at Virtuoso ADE Product Suite and Virtuoso Visualization and Analysis in 2019

Category: Custom IC Design

By Andrew Beckett

$usertype
•
started over 6 years ago

0 replies • 13378 views
Discussion

layout extraction avoid a specific area

Category: Custom IC Design

By S Liu

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13866 views
Discussion

Programmatically set y-axis in VIVA in Log Scale

Category: Custom IC Design

By Paolo Minotti

$usertype
•
updated over 6 years ago by Andrew Beckett

6 replies • 19846 views
Discussion

How to flatten a hierarchical design?

Category: Custom IC Design

By Fari

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 16169 views
Discussion

trouble enabling MPT coloring in IC18

Category: Custom IC Design

By Stevemc12

$usertype
•
updated over 6 years ago by Stevemc12

4 replies • 16057 views
Discussion

how to create own via in cadence software

Category: Custom IC Design

By jyoti kandpal

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 14191 views
Discussion

newbie to skill scripting

Category: Custom IC Design

By cadvin

$usertype
•
updated over 6 years ago by Andrew Beckett

9 replies • 16894 views
Discussion

dspf_include accept spectre syntax?

Category: Custom IC Design

By yeh1

$usertype
•
updated over 6 years ago by yeh1

4 replies • 14908 views
Discussion

CDF parameter of View - Default Options

Category: Custom IC Design

By ChrisG04

$usertype
•
updated over 6 years ago by ChrisG04

2 replies • 11920 views
Discussion

ICADVM18.1 - using Layout L instead of XL

Category: Custom IC Design

By memphis

$usertype
•
updated over 6 years ago by memphis

2 replies • 1220 views
Discussion

Virtuoso - How to Setup up rules check to give error during netlist out in case of missing CDF param

Category: Custom IC Design

By roopakvasa

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 2414 views
Discussion

Where is noise data stored

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14292 views
Discussion

X-View checker for full design hierarchy for applied sigTypes in all instances for schematics and symbols

Category: Custom IC Design

By Emulator

$usertype
•
updated over 6 years ago by Emulator

2 replies • 14708 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.