Custom IC Design

Latest Posts

Discussion

Verilog IN error

Category: Custom IC Design

By magarwal

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 16965 views
Discussion

Post-layout simulation with Parasitic R

Category: Custom IC Design

By Monady

$usertype
•
started over 9 years ago

0 replies • 14811 views
Discussion

LayoutXL stop layers

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 9 years ago by PNadeau

3 replies • 15362 views
Discussion

Calculator -> Using 'value' in equation

Category: Custom IC Design

By syafiq

$usertype
•
updated over 9 years ago by syafiq

6 replies • 18846 views
Discussion

ADEXL Direct Plot error

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 9 years ago by PNadeau

4 replies • 15377 views
Discussion

noise summary parameters and noise simualtions

Category: Custom IC Design

By Jeni

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 17102 views
Discussion

Cadence and Windows

Category: Custom IC Design

By manudupouy

$usertype
•
updated over 9 years ago by manudupouy

2 replies • 19164 views
Discussion

Maximum value of measurements set on Calculator

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 22374 views
Discussion

Add pins and pin names quickly to symbol

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 9 years ago by SteveRFIC

4 replies • 21725 views
Discussion

Plotting the DC sweep but clipped

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14769 views
Discussion

ADEXL - Using initial conditions from a first sim in a second sim

Category: Custom IC Design

By cdonovan

$usertype
•
updated over 9 years ago by cdonovan

4 replies • 4068 views
Discussion

How do I save/sweep dc operating points via Jazz?

Category: Custom IC Design

By KH28

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 1138 views
Discussion

How to streamout a gds and will have an output that is flattened

Category: Custom IC Design

By jorenrefuerzo

$usertype
•
updated over 9 years ago by Andrew Beckett

9 replies • 22439 views
Discussion

layout XL - flag drawing touching blockage?

Category: Custom IC Design

By yeh1

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 903 views
Discussion

Using ALTER statement in ADEL/XL

Category: Custom IC Design

By AlbertoGS

$usertype
•
updated over 9 years ago by Andrew Beckett

6 replies • 3937 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.