Custom IC Design

Latest Posts

Discussion

How can I create synchronized clones?

Category: Custom IC Design

By 213kkw

$usertype
•
updated over 9 years ago by 213kkw

4 replies • 16797 views
Discussion

ADEXL results list ordering

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 9 years ago by PNadeau

2 replies • 16173 views
Discussion

Is there a way to exclude parasitic capacitances of a MOS in BSIM model?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 14682 views
Discussion

Cadence Virtuoso automatic routing wire width consideration

Category: Custom IC Design

By Mamad

$usertype
•
updated over 9 years ago by Mamad

3 replies • 15686 views
Discussion

Cadence schematic access permission issues with mounted folders

Category: Custom IC Design

By KSANK

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 19192 views
Discussion

SYNTAX ERROR - Assura LVS

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 1309 views
Discussion

How to preserve parasitic nodes in extracted spice netlist with APS++/parasitic reduction

Category: Custom IC Design

By twen

$usertype
•
updated over 9 years ago by Andrew Beckett

5 replies • 5543 views
Discussion

monte carlo result on std dev and sigma

Category: Custom IC Design

By surreyian

$usertype
•
updated over 9 years ago by Andrew Beckett

6 replies • 20772 views
Discussion

Driver/Receivers Delay in Time Analysis

Category: Custom IC Design

By soha

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 878 views
Discussion

PZ analysis - DC Op. point not recomputed at each point

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 9 years ago by PNadeau

4 replies • 1443 views
Discussion

Access a family of waveforms from a corner simulation using getData

Category: Custom IC Design

By LuisGutierrez

$usertype
•
updated over 9 years ago by LuisGutierrez

2 replies • 14651 views
Discussion

Virtuoso XL connectivity - Single loop inductor

Category: Custom IC Design

By Jan Cools

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 886 views
Discussion

hbnoise

Category: Custom IC Design

By curt444

$usertype
•
updated over 9 years ago by curt444

2 replies • 14048 views
Discussion

Calibre View creation

Category: Custom IC Design

By Hasan91

$usertype
•
updated over 9 years ago by Hasan91

2 replies • 15105 views
Discussion

Setting ADE XL results view to Detail-transpose by default

Category: Custom IC Design

By Michele Ancis

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15299 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.