• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    GDS stream version

    Category: Custom IC Design

    By AnnaP

    $usertype

    •

    updated over 15 years ago by AnnaP

    6 replies • 18703 views
  • Discussion

    Problem with SepctreHDL and ahdl.def

    Category: Custom IC Design

    By riccart

    $usertype

    •

    updated over 15 years ago by Andrew Beckett

    3 replies • 16306 views
  • Discussion

    stream in/out multiple layouts at once

    Category: Custom IC Design

    By chetifrega

    $usertype

    •

    updated over 15 years ago by Quek

    3 replies • 4037 views
  • Discussion

    Plotting from Cadence composer

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 15 years ago by archive

    6 replies • 18414 views
  • Discussion

    Cadence Virtuoso LVS Error

    Category: Custom IC Design

    By calbear2009

    $usertype

    •

    updated over 15 years ago by tkhan

    5 replies • 17301 views
  • Discussion

    Using spectre netlist as input to ASSURA

    Category: Custom IC Design

    By yoyega

    $usertype

    •

    updated over 15 years ago by yoyega

    6 replies • 16184 views
  • Discussion

    how to speed up transient analysis?

    Category: Custom IC Design

    By minci

    $usertype

    •

    updated over 15 years ago by Quek

    1 replies • 17856 views
  • Discussion

    Disappearing geometry

    Category: Custom IC Design

    By Dean1138

    $usertype

    •

    updated over 15 years ago by Dean1138

    2 replies • 14062 views
  • Discussion

    How to probe in av_extracted view?

    Category: Custom IC Design

    By starsky

    $usertype

    •

    updated over 15 years ago by Andrew Beckett

    8 replies • 21067 views
  • Discussion

    CMX Error

    Category: Custom IC Design

    By tswong

    $usertype

    •

    updated over 15 years ago by Quek

    3 replies • 14297 views
  • Discussion

    Spacing for IO pins

    Category: Custom IC Design

    By tswong

    $usertype

    •

    updated over 15 years ago by Alex Soyer

    5 replies • 14986 views
  • Discussion

    Knowing rerun number...

    Category: Custom IC Design

    By Larry Allen

    $usertype

    •

    updated over 15 years ago by skillUser

    1 replies • 14066 views
  • Discussion

    multithread ams simulation

    Category: Custom IC Design

    By Raullsitec

    $usertype

    •

    updated over 15 years ago by archive

    1 replies • 13948 views
  • Discussion

    Using Print in Spectre

    Category: Custom IC Design

    By TimCoyle

    $usertype

    •

    updated over 15 years ago by TimCoyle

    5 replies • 18793 views
  • Discussion

    Unable to descend into verilogA view

    Category: Custom IC Design

    By Ramya Deepika

    $usertype

    •

    updated over 15 years ago by skillUser

    1 replies • 14805 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information