• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    To add Assura Physical Layout Verification tool to Virtuso

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 16415 views
  • Discussion

    Posting Code to the forum

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12624 views
  • Discussion

    LVS issues for new device model

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12646 views
  • Discussion

    Connect two nodes with different names

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 21702 views
  • Discussion

    IBIS modeling with Virtuoso ver6.1.1

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 13782 views
  • Discussion

    Long term jitter from SpectreRF's Phase noise?

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 4165 views
  • Discussion

    a few AHDL and Tool questions

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    6 replies • 15724 views
  • Discussion

    modeling spiral inductors

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 16604 views
  • Discussion

    switched cap and PSS/PAC analysis

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 3073 views
  • Discussion

    about Nest limit in cadence virtuoso platform

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 15104 views
  • Discussion

    Ultrasim simulator Problem

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    12 replies • 19242 views
  • Discussion

    Suggestion required

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12569 views
  • Discussion

    Is there anybody who had this cadence cell opening problem?

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12614 views
  • Discussion

    Diva Extract

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    6 replies • 16073 views
  • Discussion

    Events failure in Ultrasim simulator

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12995 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information