Custom IC Design

Latest Posts

Discussion

Virtuoso XL generate>selected from source issue

Category: Custom IC Design

By Roopak25

$usertype
•
updated over 12 years ago by gabriel rf

6 replies • 6175 views
Discussion

layout connection problem in virtuoso layout XL

Category: Custom IC Design

By whitefan

$usertype
•
updated over 12 years ago by whitefan

2 replies • 14888 views
Discussion

layout issue while creating contacts

Category: Custom IC Design

By whitefan

$usertype
•
updated over 12 years ago by whitefan

2 replies • 14535 views
Discussion

Virtuoso 6.1.5 warnings issues

Category: Custom IC Design

By djamal

$usertype
•
updated over 12 years ago by djamal

8 replies • 19677 views
Discussion

OCEAN script generated for AMS + APS simulation

Category: Custom IC Design

By alleyor

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 14941 views
Discussion

meassuring delay in viva

Category: Custom IC Design

By jerry124

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 16155 views
Discussion

Power net short error during Verilog import

Category: Custom IC Design

By Kabal

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15592 views
Discussion

Error with Assura QRC using IBM 0.13um SiGe

Category: Custom IC Design

By sriram123

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14197 views
Discussion

Monte carlo pre-run script

Category: Custom IC Design

By LinuxMachine

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14929 views
Discussion

Transistor Finger/Multiplier does not work

Category: Custom IC Design

By EricHsu

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 2267 views
Discussion

Capacitor Mismatch Coefficient for gpdk 180nm technology

Category: Custom IC Design

By indra0804

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15209 views
Discussion

CMRR of an OP amp

Category: Custom IC Design

By kenambo

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 16575 views
Discussion

Veriloga Montecarlo input from spectre

Category: Custom IC Design

By jeffreyprin

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13852 views
Discussion

Monte carlo on a verilog A custom macro model based on device instance not subckt instance

Category: Custom IC Design

By Fabb

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15293 views
Discussion

How do I turn off flighlines from the bulk of transistors....

Category: Custom IC Design

By pham777

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13714 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.