• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Distortion in Audio Power Amplifiers

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13147 views
  • Discussion

    Transient noise models

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 13334 views
  • Discussion

    How to make wavescan respect result changes?

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    3 replies • 13667 views
  • Discussion

    Tip of the Week: Clean up your FFT simulations

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 13875 views
  • Discussion

    bsim3v3 model

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13389 views
  • Discussion

    creating text cellview

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 14611 views
  • Discussion

    How do you deal with generated data

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    8 replies • 15299 views
  • Discussion

    Nonlinear Capacitance

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 13094 views
  • Discussion

    Drain & Source are swapped in netlist after Assura RCX!! Help me please!

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 6059 views
  • Discussion

    Exporting the DRC marker layer to GDSII

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 13100 views
  • Discussion

    How can Assura differentiate between drain and source of MOS transistor??

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 14240 views
  • Discussion

    How can devices names be assigned during LVS operation??

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12584 views
  • Discussion

    Tip of the Week: Create signal sources from sim results

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 15685 views
  • Discussion

    setting default netType property

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 13130 views
  • Discussion

    Area measurement in Virtuoso

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 14901 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information