• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Difference between layer number & stream number in technology file

    Category: Custom IC Design

    By VEERA PRAMOD VEERA PRAMOD

    •

    updated over 16 years ago by maskdesigner

    3 replies • 3674 views
  • Discussion

    Test point has poly under it

    Category: Custom IC Design

    By DaveDesigner DaveDesigner

    •

    updated over 16 years ago by DaveDesigner

    5 replies • 13842 views
  • Discussion

    Assura LVS errors/warnings

    Category: Custom IC Design

    By tkhan tkhan

    •

    started over 16 years ago

    0 replies • 1065 views
  • Discussion

    R extraction in Assura

    Category: Custom IC Design

    By TIGRESS TIGRESS

    •

    updated over 16 years ago by TIGRESS

    2 replies • 13184 views
  • Discussion

    to tile a layout

    Category: Custom IC Design

    By Ueue Ueue

    •

    updated over 16 years ago by Andrew Beckett

    1 replies • 15438 views
  • Discussion

    Configuring Cadence

    Category: Custom IC Design

    By tester tester

    •

    updated over 16 years ago by tester

    3 replies • 15892 views
  • Discussion

    Need help with uni-directional routing in Encounter !

    Category: Custom IC Design

    By Calistudent Calistudent

    •

    updated over 16 years ago by Andrew Beckett

    1 replies • 12810 views
  • Discussion

    Problem with Simulating Design using Spectre

    Category: Custom IC Design

    By govilv govilv

    •

    updated over 16 years ago by govilv

    13 replies • 22369 views
  • Discussion

    PSF, current probe, and Gmin

    Category: Custom IC Design

    By CadenceUserMT CadenceUserMT

    •

    updated over 16 years ago by sedehigmail

    1 replies • 13751 views
  • Discussion

    Layer to stop the well of a MOS

    Category: Custom IC Design

    By Ueue Ueue

    •

    updated over 16 years ago by Ueue

    2 replies • 12931 views
  • Discussion

    Assura QRC extraction problem

    Category: Custom IC Design

    By Potamus Potamus

    •

    updated over 16 years ago by tkhan

    3 replies • 14150 views
  • Discussion

    Default colours in WaveScan

    Category: Custom IC Design

    By Grover Grover

    •

    updated over 16 years ago by skillUser

    1 replies • 12722 views
  • Discussion

    VXL - forcing conectivity of existing nets

    Category: Custom IC Design

    By DCrampton DCrampton

    •

    updated over 16 years ago by Austin CAD Guy

    1 replies • 672 views
  • Discussion

    Wavescan launching problem

    Category: Custom IC Design

    By canuck canuck

    •

    updated over 16 years ago by Austin CAD Guy

    1 replies • 13270 views
  • Discussion

    Initial Condition for Inductor

    Category: Custom IC Design

    By tester tester

    •

    updated over 16 years ago by tester

    8 replies • 18982 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information