Custom IC Design

Latest Posts

Discussion

How to plot an histogram using ocean script? (monte carlo problem)

Category: Custom IC Design

By Ricardo Alves

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14928 views
Discussion

ADE-L progress bar during ac, noise or stb analyses disturbs cadence environment. How to switch it off?

Category: Custom IC Design

By dalistoj

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13851 views
Discussion

How to simulate starRC generated .SPF files through ADE

Category: Custom IC Design

By reddy1553

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 19621 views
Discussion

ADE XL multiple tests with different corners

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 16517 views
Discussion

Using ocean ADEXL generate a csv output file

Category: Custom IC Design

By rkic

$usertype
•
updated over 12 years ago by Andrew Beckett

7 replies • 20040 views
Discussion

How to associate an extracted netlist of a subckt to the symbol view in schematic editor.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by RFStuff

8 replies • 21564 views
Discussion

Huge psf file!! Cannot allocate memory

Category: Custom IC Design

By SPA1984

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 16846 views
Discussion

How to load my configeration files from my working directory not home directory

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by wgtkan

4 replies • 19406 views
Discussion

Doubt regarding layout gpdk 45nm

Category: Custom IC Design

By madhusudha

$usertype
•
updated over 12 years ago by theopaone

2 replies • 19715 views
Discussion

Cadence waveform viewer display error

Category: Custom IC Design

By likelike

$usertype
•
updated over 12 years ago by likelike

2 replies • 16343 views
Discussion

Operating Region Spec

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15152 views
Discussion

ADEXL and VerilogA

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Tobben24

2 replies • 14176 views
Discussion

Edit Object property window pops up in Minimized form.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15215 views
Discussion

How to change the Symbol @partName

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 19411 views
Discussion

ADE XL Bug?

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14243 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.