• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Variable sizes

    Category: Custom IC Design

    By Thodoros Thodoros

    •

    updated over 14 years ago by Quek

    1 replies • 12820 views
  • Discussion

    ADE hangs up when java is running

    Category: Custom IC Design

    By Michael2010 Michael2010

    •

    updated over 14 years ago by Quek

    1 replies • 13568 views
  • Discussion

    Using Spice Models/Netlists with icfb

    Category: Custom IC Design

    By mixedsignal mixedsignal

    •

    updated over 14 years ago by Quek

    1 replies • 2051 views
  • Discussion

    cdl export error when lvs with dracula

    Category: Custom IC Design

    By kobe0704 kobe0704

    •

    updated over 14 years ago by Quek

    1 replies • 12875 views
  • Discussion

    Regarding Baseline Wander Removal of Bio-Medical signal

    Category: Custom IC Design

    By Narender Rao Narender Rao

    •

    updated over 14 years ago by Quek

    1 replies • 13054 views
  • Discussion

    strmout flatten gds file

    Category: Custom IC Design

    By sathisha sathisha

    •

    updated over 14 years ago by Quek

    1 replies • 13686 views
  • Discussion

    sensitivity analysis in Ocean script

    Category: Custom IC Design

    By flying flying

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 12717 views
  • Discussion

    invoking virtuoso editor

    Category: Custom IC Design

    By MAAC MAAC

    •

    updated over 14 years ago by Andrew Beckett

    3 replies • 16187 views
  • Discussion

    virtuoso license error_RHEL4

    Category: Custom IC Design

    By MAAC MAAC

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 15334 views
  • Discussion

    Stremout Flatten gds

    Category: Custom IC Design

    By sathisha sathisha

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 15356 views
  • Discussion

    How to change save state default setup?

    Category: Custom IC Design

    By archive archive

    •

    updated over 14 years ago by archive

    2 replies • 14446 views
  • Discussion

    missing dollarEqualParams in capacitor subckt in auCdl netlist

    Category: Custom IC Design

    By Paulux Paulux

    •

    started over 14 years ago

    0 replies • 13073 views
  • Discussion

    Virtuoso freezes when loading old state with ADE-L

    Category: Custom IC Design

    By vivkr vivkr

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 14078 views
  • Discussion

    auCdl netlist subckt missing parameters

    Category: Custom IC Design

    By Paulux Paulux

    •

    updated over 14 years ago by Paulux

    4 replies • 15480 views
  • Discussion

    APS: AC during TRAN option ignored

    Category: Custom IC Design

    By vivkr vivkr

    •

    updated over 14 years ago by vivkr

    2 replies • 13055 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information