Custom IC Design

Latest Posts

Discussion

Error when plotting in adexl

Category: Custom IC Design

By Belal

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 13048 views
Discussion

Issues with vector stimulus and spectre

Category: Custom IC Design

By itos

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 20936 views
Discussion

desVar interdependencies in maestro

Category: Custom IC Design

By Ymmen

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 10245 views
Discussion

[ CCSChangeTrace]change default style and thickness of waveform/trace in ViVA XL-- Does NOT work for expression plot.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 3834 views
Discussion

How to plot waveforms in a particular order in WaveScan (ViVA)

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 10493 views
Discussion

AMS simulation error: "ncsim: *F, INTERR: INTERNAL EXCEPTION"

Category: Custom IC Design

By LIUYI

$usertype
•
updated over 3 years ago by LIUYI

3 replies • 3910 views
Discussion

Removing the Visibility eye and the corner name from my results

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 8891 views
Discussion

How to undo an action in ADE Assembler?

Category: Custom IC Design

By Giulio Puccioni

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 11456 views
Discussion

Recovering the deleted Symbol

Category: Custom IC Design

By SrujanPat2000

$usertype
•
updated over 3 years ago by SrujanPat2000

2 replies • 9472 views
Discussion

Changing the legend position in the Cadence results

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

5 replies • 11009 views
Discussion

Files getting locked

Category: Custom IC Design

By RakeshPRG

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 13067 views
Discussion

DAC Verification (ENOB, SFDR, DNL, INL, THD measure)

Category: Custom IC Design

By Dali Lai

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 13425 views
Discussion

Error while simulating a project on ADE(XL)

Category: Custom IC Design

By FaisalShahzad

$usertype
•
updated over 3 years ago by XiongliangLai

6 replies • 14069 views
Discussion

Exporting statistical corner to different test of the same circuit

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 9630 views
Discussion

Save Assembler output setup to csv with "Description" column?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

5 replies • 2317 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.