Custom IC Design

Latest Posts

Discussion

Abstract Generator - Issue in the "Pins" step of the workflow.

Category: Custom IC Design

By pcordoba

$usertype
•
started over 9 years ago

0 replies • 838 views
Discussion

RX-Chain Noise Figure calculation with QPSS

Category: Custom IC Design

By Juanelin

$usertype
•
updated over 9 years ago by Juanelin

2 replies • 15911 views
Discussion

Two identical blocks in Monte Carlo simulation

Category: Custom IC Design

By Skytrx

$usertype
•
started over 9 years ago

0 replies • 13423 views
Discussion

Using variable for CDF Parameters in a netlist file

Category: Custom IC Design

By meredith

$usertype
•
updated over 9 years ago by meredith

6 replies • 17575 views
Discussion

Bindkey for display dimming

Category: Custom IC Design

By roopakvasa

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 17489 views
Discussion

Node name used in .measure statement

Category: Custom IC Design

By roopakvasa

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15037 views
Discussion

Measuring current through subckt

Category: Custom IC Design

By roopakvasa

$usertype
•
updated over 9 years ago by roopakvasa

2 replies • 15421 views
Discussion

DRC connectivity overview?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13581 views
Discussion

Plotting Gm vs Vgs in cadence IC6.1.6

Category: Custom IC Design

By Casp

$usertype
•
updated over 9 years ago by Casp

2 replies • 15352 views
Discussion

mixed-mode S-parameter file

Category: Custom IC Design

By S1ayer

$usertype
•
updated over 9 years ago by Tawna

2 replies • 9463 views
Discussion

default editor for system verilog file

Category: Custom IC Design

By SteveRFIC

$usertype
•
updated over 9 years ago by SteveRFIC

3 replies • 17361 views
Discussion

netlist generation with SystemVerilog netlister plugin

Category: Custom IC Design

By jach78

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15633 views
Discussion

Clean DFT with tran

Category: Custom IC Design

By itos

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 16089 views
Discussion

@(cross) missing crossing?Why is

Category: Custom IC Design

By TerryL

$usertype
•
updated over 9 years ago by TerryL

1 replies • 441 views
Discussion

runams directly on schematic or extracted view

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 25785 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.