Custom IC Design

Latest Posts

Discussion

ADE could not see the voltage signals

Category: Custom IC Design

By Ctree

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 15054 views
Discussion

DC convergence issues with vcvs used in a bandgap circuit

Category: Custom IC Design

By uzzymoh

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15858 views
Discussion

Found a bug of system function $fwrite in verilog A

Category: Custom IC Design

By Biasing

$usertype
•
updated over 10 years ago by Biasing

2 replies • 16121 views
Discussion

Transient response of an inverter

Category: Custom IC Design

By Leof

$usertype
•
updated over 10 years ago by Andrew Beckett

6 replies • 18749 views
Discussion

Constant Power Source

Category: Custom IC Design

By ssarkar

$usertype
•
updated over 10 years ago by ssarkar

2 replies • 17807 views
Discussion

CDF

Category: Custom IC Design

By syafiq

$usertype
•
updated over 10 years ago by analogy

3 replies • 14543 views
Discussion

Warnings during generation of layout from source

Category: Custom IC Design

By Preethi P

$usertype
•
updated over 10 years ago by Preethi P

3 replies • 16383 views
Discussion

tran vs. pss - reproducing results

Category: Custom IC Design

By itos

$usertype
•
updated over 10 years ago by itos

2 replies • 2726 views
Discussion

Custom Calculator Function with Parametric sweeps

Category: Custom IC Design

By Eugene201

$usertype
•
updated over 10 years ago by Eugene201

6 replies • 18398 views
Discussion

DCDC buck converter PSS/PSTB simulation for gain/phase margin check

Category: Custom IC Design

By william prince

$usertype
•
updated over 10 years ago by william prince

24 replies • 22111 views
Discussion

IIP3 simulation: shooting vs. hb and choosing extrapolation point

Category: Custom IC Design

By itos

$usertype
•
updated over 10 years ago by itos

8 replies • 20547 views
Discussion

ac and pz discrepancies

Category: Custom IC Design

By itos

$usertype
•
updated over 10 years ago by itos

4 replies • 16117 views
Discussion

Parasitic extraction of FinFET inverter using planner CMOS rules

Category: Custom IC Design

By skvishvakarma

$usertype
•
updated over 10 years ago by skvishvakarma

2 replies • 14925 views
Discussion

Transient Analyses

Category: Custom IC Design

By analogy

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15172 views
Discussion

tdnoise overestimation ?

Category: Custom IC Design

By analogy

$usertype
•
updated over 10 years ago by analogy

7 replies • 15983 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.