Custom IC Design

Latest Posts

Discussion

Virtuoso ADE Dynamic Parameter Clarification

Category: Custom IC Design

By jjang3

$usertype
•
updated over 11 years ago by jjang3

4 replies • 14684 views
Discussion

Faster way to move instances

Category: Custom IC Design

By Lynks

$usertype
•
updated over 11 years ago by Lynks

2 replies • 14867 views
Discussion

leChopShape is IC616

Category: Custom IC Design

By NKU10k

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13192 views
Discussion

Does Spectre (Currnetly : Version 13.1.0.127.ISR3) has any option or setup to get better SFDR ?

Category: Custom IC Design

By Charley Chen

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 13259 views
Discussion

VerilogA compiler

Category: Custom IC Design

By Sali

$usertype
•
updated over 11 years ago by Andrew Beckett

11 replies • 19950 views
Discussion

Import Stream (GDSII) from Encounter: Routing is dropped. (XSTRM-58)

Category: Custom IC Design

By bjbit

$usertype
•
updated over 11 years ago by Ramil

10 replies • 17340 views
Discussion

ADE XL Error 5012 Netlisting issue with extracted parasitics

Category: Custom IC Design

By harleys

$usertype
•
updated over 11 years ago by harleys

4 replies • 16751 views
Discussion

cdb2oa migration (pcellEvalFailed)

Category: Custom IC Design

By Prasanna7

$usertype
•
updated over 11 years ago by theopaone

1 replies • 13803 views
Discussion

Parameterize number of iterated instances

Category: Custom IC Design

By The Setlaz

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14395 views
Discussion

a pll stability : phase margin and gain margin ?

Category: Custom IC Design

By Handrian

$usertype
•
updated over 11 years ago by Handrian

3 replies • 16609 views
Discussion

how to save transient data with arbitrary step size?

Category: Custom IC Design

By VahidDR

$usertype
•
updated over 11 years ago by VahidDR

2 replies • 14717 views
Discussion

cdb2oa (PcellEvalFail)

Category: Custom IC Design

By Peter123

$usertype
•
updated over 11 years ago by theopaone

4 replies • 14160 views
Discussion

Virtuoso Long Windows Problem

Category: Custom IC Design

By Martin Kovac

$usertype
•
updated over 11 years ago by Martin Kovac

4 replies • 14506 views
Discussion

small signal TF from a file as a gain element in schematic.

Category: Custom IC Design

By vamshiky

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 12981 views
Discussion

How can you create a global net in a Spectre netlist that does not end in !

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 11 years ago by Andrew Beckett

5 replies • 5290 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.