Custom IC Design

Latest Posts

Discussion

constrain the memory use in cadence

Category: Custom IC Design

By huadel

$usertype
•
updated over 3 years ago by SC6789

3 replies • 16431 views
Discussion

Control flow when a return from an expression is nil

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by FormerMember

4 replies • 11427 views
Discussion

Any efficient way to do calibration using calcVal and MonteCarlo for tripple nested loop?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

2 replies • 10035 views
Discussion

DC Convergence Problem When Simulating a Post-Layout r_c and r_c_cc Extraction

Category: Custom IC Design

By shbmsra12

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 12071 views
Discussion

xi0.m1: Effective length is less than or equal to zero?? newbie in cadence!

Category: Custom IC Design

By archive

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 16764 views
Discussion

leaf cell issue with using diffstbprobe

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

2 replies • 10781 views
Discussion

Saving the image of many output signals in Cadence Virtuoso

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 10288 views
Discussion

Is it normal for DeCap to get 0 value leakage power when running liberate?

Category: Custom IC Design

By sherryshe

$usertype
•
updated over 3 years ago by Guangjun Cao

1 replies • 9646 views
Discussion

How to backannotate Monte-Carlo DCOP simulation results to schematic

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

2 replies • 9890 views
Discussion

Statistical file for Monte Carlo analysis

Category: Custom IC Design

By Hemaresearch

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 11485 views
Discussion

Spectre 16775 Warning

Category: Custom IC Design

By DeepaMohan

$usertype
•
updated over 3 years ago by DeepaMohan

4 replies • 10136 views
Discussion

Is it possible to do this in VerilogA?

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 3 years ago by Svilen64

11 replies • 13209 views
Discussion

Issue in accessing PSF directory with ocean script.

Category: Custom IC Design

By dskang

$usertype
•
updated over 3 years ago by FormerMember

2 replies • 10504 views
Discussion

Violations display in ADE L

Category: Custom IC Design

By FabioDiFazio

$usertype
•
updated over 3 years ago by FabioDiFazio

2 replies • 10562 views
Discussion

bandwidth function in Virtuoso calculator

Category: Custom IC Design

By sidm

$usertype
•
updated over 3 years ago by sidm

2 replies • 16969 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.