Custom IC Design

Latest Posts

Discussion

Ignoring error CMI-2420

Category: Custom IC Design

By heymor

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6597 views
Discussion

Assura LVS shows "n_psub_StampErrorMult" error

Category: Custom IC Design

By AdeelAnwar

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 1365 views
Discussion

VCO phase noise modeling using a transient noise simulation

Category: Custom IC Design

By asrf

$usertype
•
updated over 2 years ago by Andrew Beckett

32 replies • 21678 views
Discussion

How to remove components from the frequency spectrum

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 7298 views
Discussion

multipole stb probe as actimes

Category: Custom IC Design

By sjwprcker

$usertype
•
started over 2 years ago

0 replies • 6354 views
Discussion

techLibName of a library accidentally changed

Category: Custom IC Design

By delgsy

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 8538 views
Discussion

Problem when following Quantus Transistor-Level T2: Parasitic Extraction Training

Category: Custom IC Design

By delgsy

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 6892 views
Discussion

How can I replace a node name with another node name of all schematics in a Library?

Category: Custom IC Design

By ichiro

$usertype
•
started over 2 years ago

0 replies • 6508 views
Discussion

Adexl - dynamically stop transient run on event trigger

Category: Custom IC Design

By firebolt

$usertype
•
updated over 2 years ago by firebolt

11 replies • 4285 views
Discussion

portorder not being ignored?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 2 years ago by kenc184

8 replies • 10270 views
Discussion

Is it possible to download the slides from online training?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6463 views
Discussion

What does the cut pattern "farm" mean?

Category: Custom IC Design

By RVERP

$usertype
•
updated over 2 years ago by RVERP

2 replies • 1058 views
Discussion

RLC parasitic extraction type for post-layout simulation

Category: Custom IC Design

By Senan

$usertype
•
updated over 2 years ago by Senan

5 replies • 9531 views
Discussion

Digital signal overshoot and undershoot detection in Cadence

Category: Custom IC Design

By Senan

$usertype
•
updated over 2 years ago by ShawnLogan

3 replies • 8315 views
Discussion

How to acces leaf-instance of subsckt for use as probe?

Category: Custom IC Design

By jehh

$usertype
•
started over 2 years ago

0 replies • 6460 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.