Custom IC Design

Latest Posts

Discussion

How to inquire the discipline of a specific net in an AMS simulation via systemVerilog

Category: Custom IC Design

By Pedro P

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 4266 views
Discussion

Evaluated waveform discontinuity

Category: Custom IC Design

By sidm

$usertype
•
updated over 1 year ago by sidm

6 replies • 5137 views
Discussion

VSR not dropping vias to short all pins

Category: Custom IC Design

By MARTH0401

$usertype
•
updated over 1 year ago by RobMan

5 replies • 4881 views
Discussion

Maestro - custom window size for simulation log

Category: Custom IC Design

By firebolt3

$usertype
•
updated over 1 year ago by Andrew Beckett

4 replies • 1475 views
Discussion

Adapt .cal file to .rul file for PVS

Category: Custom IC Design

By Joan Serrano

$usertype
•
updated over 1 year ago by Joan Serrano

4 replies • 4844 views
Discussion

Maestro - dark theme background

Category: Custom IC Design

By firebolt3

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 1286 views
Discussion

How to merge top cell with dummy metal GDS

Category: Custom IC Design

By Moin0513

$usertype
•
started over 1 year ago

0 replies • 3951 views
Discussion

One testbench for different analysis (S-parameters, ac, transient)

Category: Custom IC Design

By engmsalik321

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 4246 views
Discussion

Setting a routing only master instance transparent

Category: Custom IC Design

By JtiendraS

$usertype
•
updated over 1 year ago by Andrew Beckett

3 replies • 4233 views
Discussion

How to specify the Spectre path or version for Liberate 15.1?

Category: Custom IC Design

By VictorPeng

$usertype
•
updated over 1 year ago by Guangjun Cao

1 replies • 4003 views
Discussion

extracting specific point in a MeasureAcrossSweep

Category: Custom IC Design

By Huf

$usertype
•
started over 1 year ago

0 replies • 3630 views
Discussion

ADE Assembler, History name prefix list

Category: Custom IC Design

By SteveRFIC

$usertype
•
updated over 1 year ago by SteveRFIC

2 replies • 4383 views
Discussion

How to generate LIB and LEF file.

Category: Custom IC Design

By anyoumus

$usertype
•
started over 1 year ago

0 replies • 3975 views
Discussion

Finding usage of a cell inside other cells

Category: Custom IC Design

By sidm

$usertype
•
updated over 1 year ago by sidm

1 replies • 4009 views
Discussion

ViVA - eye diagram entries are not allowing variable names

Category: Custom IC Design

By firebolt3

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 785 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.