Custom IC Design

Latest Posts

Discussion

I am encountering an issue where EMX cannot read or display Metal 8 and Metal 9 layers in the layout view. Metal 6 appears correctly.

Category: Custom IC Design

By SA202511121933

$usertype
•
updated 3 months ago by Andrew Beckett

3 replies • 1828 views
Discussion

simulation from dspf Netlist

Category: Custom IC Design

By SA202503313913

$usertype
•
started 3 months ago

0 replies • 928 views
Discussion

Pass touchstone file path as string parameter to n2port instance

Category: Custom IC Design

By MarkyMark

$usertype
•
updated 3 months ago by Andrew Beckett

1 replies • 1176 views
Discussion

recovered transient simulation shows different waveform

Category: Custom IC Design

By an wx

$usertype
•
started 3 months ago

0 replies • 1074 views
Discussion

Pnoise analysis with windowed sampling

Category: Custom IC Design

By ULPAnalog

$usertype
•
started 4 months ago

0 replies • 1076 views
Discussion

fft function in the calculator is missing

Category: Custom IC Design

By kolep

$usertype
•
updated 4 months ago by Andrew Beckett

1 replies • 1165 views
Discussion

Unable to update the number of MC point on the Run Plan

Category: Custom IC Design

By kolep

$usertype
•
updated 4 months ago by Andrew Beckett

1 replies • 1111 views
Discussion

Virtuoso AMS NOUNIT error with Xcelium - Not caching libraries

Category: Custom IC Design

By AS202502163432

$usertype
•
updated 4 months ago by AS202502163432

8 replies • 2153 views
Discussion

Recovering "actionable" netlist from GDS II

Category: Custom IC Design

By GS202507021424

$usertype
•
updated 4 months ago by GS202507021424

6 replies • 1272 views
Discussion

How to reference multiple PWL waveforms from a single file in Spectre (vsource type=pwl)

Category: Custom IC Design

By baltaci

$usertype
•
updated 4 months ago by Andrew Beckett

1 replies • 1133 views
Discussion

Copy schematic/symbol views hierarchically

Category: Custom IC Design

By ycau

$usertype
•
updated 4 months ago by Andrew Beckett

2 replies • 628 views
Discussion

Transfer design variable from schematic / layout to av_extracted view

Category: Custom IC Design

By FM202408077836

$usertype
•
updated 4 months ago by Andrew Beckett

2 replies • 1423 views
Discussion

Explanation of stb analysis results YG, YL, ZG, and ZL

Category: Custom IC Design

By Frank Wiedmann

$usertype
•
started 4 months ago

0 replies • 1175 views
Discussion

Question on integrated noise in PNOISE (sampled) Noise summary

Category: Custom IC Design

By Yuto Lau

$usertype
•
updated 4 months ago by Yuto Lau

4 replies • 1688 views
Discussion

Automating Layout Cell Updates Using SKILL with Cell List from File

Category: Custom IC Design

By AR202509246930

$usertype
•
updated 4 months ago by Andrew Beckett

1 replies • 1358 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.