Custom IC Design

Latest Posts

Discussion

The Principle of Automatic Sweeping

Category: Custom IC Design

By Matsuge

$usertype
•
updated over 4 years ago by Matsuge

4 replies • 14230 views
Discussion

Convergence issue with Verilog-A model

Category: Custom IC Design

By AQoutb

$usertype
•
updated over 4 years ago by Andrew Beckett

4 replies • 15678 views
Discussion

Variable set in corners overrides variable locally defined in test

Category: Custom IC Design

By SteveDobbs

$usertype
•
updated over 4 years ago by Andrew Beckett

4 replies • 12810 views
Discussion

Virtuoso schematic set net to default to a certain color

Category: Custom IC Design

By CSCNalu

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 13852 views
Discussion

Analysis was skipped due to inability to compute operating point.

Category: Custom IC Design

By AQoutb

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 16690 views
Discussion

trouble with auto routing minimum spanning tree, Layout XL

Category: Custom IC Design

By helloIamAndrea

$usertype
•
started over 4 years ago

0 replies • 11306 views
Discussion

Problem in simulating an inverter using BSIMCMG

Category: Custom IC Design

By Engto

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11554 views
Discussion

How to ignore FILL cells from Encounter in LVS Assura?

Category: Custom IC Design

By Kabal

$usertype
•
updated over 4 years ago by RobMan

6 replies • 18002 views
Discussion

ERROR EMX in virtuoso

Category: Custom IC Design

By tawsaras

$usertype
•
updated over 4 years ago by Andrew Beckett

6 replies • 15717 views
Discussion

[AWR Microwave Office] Issue related to plot of contours

Category: Custom IC Design

By Eres

$usertype
•
started over 4 years ago

0 replies • 11927 views
Discussion

*ERROR* (AMS-1245): AMS UNL netlisting" in AMS simulation

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 4272 views
Discussion

Plotting a Graph in cadence with different axis variables DC-Analysis Design variable

Category: Custom IC Design

By mirtaji65

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 18584 views
Discussion

Simulating a DAC in Cadence

Category: Custom IC Design

By mirtaji65

$usertype
•
updated over 4 years ago by mirtaji65

2 replies • 15311 views
Discussion

Spectre/APS: how to save only subckt and some level below it

Category: Custom IC Design

By enzhu

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 4322 views
Discussion

Getting started with modgen

Category: Custom IC Design

By MohsenShah

$usertype
•
updated over 4 years ago by Hamid67

2 replies • 15214 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.