Custom IC Design

Latest Posts

Discussion

HSPICE Error

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13634 views
Discussion

Changing Schematic Editor Search assistant's truncation limit

Category: Custom IC Design

By Dmitry Babin

$usertype
•
updated over 12 years ago by Dmitry Babin

2 replies • 1201 views
Discussion

Saving plotting options in output setup

Category: Custom IC Design

By jeremyholleman

$usertype
•
started over 12 years ago

0 replies • 14562 views
Discussion

Need help for dracula lvs!!!

Category: Custom IC Design

By cpygczy

$usertype
•
updated over 12 years ago by cpygczy

8 replies • 16553 views
Discussion

Selecting the Process technology

Category: Custom IC Design

By Sonnet

$usertype
•
updated over 12 years ago by Sonnet

1 replies • 13447 views
Discussion

"Error(s) found during netlisting. The netlist may be corrupt"

Category: Custom IC Design

By NcfC

$usertype
•
updated over 12 years ago by NcfC

4 replies • 12979 views
Discussion

[Solved] analogLib -> switch: Unexpected switching behaviour. Someone with experience?

Category: Custom IC Design

By edwina

$usertype
•
updated over 12 years ago by edwina

5 replies • 11787 views
Discussion

streamOutKeys error with IC6.1.5 ?

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 12 years ago by isazulkc

2 replies • 13703 views
Discussion

ERROR (VACOMP-1008): Cannot compile ahdlcmi module library when I practice the AMSKIT615 package.

Category: Custom IC Design

By Alex Liao

$usertype
•
updated over 12 years ago by Andrew Beckett

5 replies • 15860 views
Discussion

PZ-Simulation and STB open loop Simulation.

Category: Custom IC Design

By Zitty

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15882 views
Discussion

Netlisting Problem in ADE XL

Category: Custom IC Design

By dannyo

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14357 views
Discussion

analog_extracted simulation

Category: Custom IC Design

By Magistus

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13042 views
Discussion

LVS check with cds_thru

Category: Custom IC Design

By StreamCX

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 6016 views
Discussion

compatibility of Assura 3.1 for 65 nm process

Category: Custom IC Design

By Jithin

$usertype
•
updated over 12 years ago by Jithin

2 replies • 13605 views
Discussion

ADEXL - test fixture flag

Category: Custom IC Design

By Zdeno

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 956 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.