Custom IC Design

Latest Posts

Discussion

Reuse DC solution from a specific corner in one test in the same corner of a different test

Category: Custom IC Design

By Analog Pete
•
updated over 1 year ago by Analog Pete

7 replies • 5724 views
Discussion

Analysis (stb): phase plots shows reversal i.e. phase plot starting from 0 degree

Category: Custom IC Design

By BitanMallik
•
updated over 1 year ago by Frank Wiedmann

1 replies • 4349 views
Discussion

load skill file without starting Virtuoso but use Virtuoso API.

Category: Custom IC Design

By Maple Oven
•
updated over 1 year ago by RobMan

1 replies • 4144 views
Discussion

Mismatch current Parameters for 65nm TSMC technology

Category: Custom IC Design

By Phd SA88
•
updated over 1 year ago by DomiHammerfall

1 replies • 5168 views
Discussion

Error loading OCEAN scripts in nograph mode - strcat: argument #1 should be either a string or a symbol (type template = "S") - nil

Category: Custom IC Design

By shridmaster
•
updated over 1 year ago by shridmaster

4 replies • 2903 views
Discussion

how to export clock crossing to file

Category: Custom IC Design

By Karev11
•
updated over 1 year ago by Andrew Beckett

1 replies • 3853 views
Discussion

Spice sub-circuit in the schematic editor

Category: Custom IC Design

By Bakr Abdelgaliel
•
updated over 1 year ago by Andrew Beckett

1 replies • 4237 views
Discussion

vcvs has a wrong gain in montecarlo simulation

Category: Custom IC Design

By zuiying
•
updated over 1 year ago by Andrew Beckett

1 replies • 3990 views
Discussion

MOSFET dimension in schematic and LVS mismatch in TSMC 180nm I/O library

Category: Custom IC Design

By JadeCircuit
•
updated over 1 year ago by RobMan

1 replies • 1361 views
Discussion

rfTlineLib mlin non-physical behavior

Category: Custom IC Design

By TobyK
•
updated over 1 year ago by TobyK

2 replies • 4190 views
Discussion

Analysis on the extracted view

Category: Custom IC Design

By sidm
•
updated over 1 year ago by Andrew Beckett

6 replies • 5312 views
Discussion

Negative time step with ADE_L transient simulation

Category: Custom IC Design

By ccsim
•
started over 1 year ago

0 replies • 3627 views
Discussion

DC sweep results do not match DC operating point results

Category: Custom IC Design

By Doronzzz
•
updated over 1 year ago by Frank Wiedmann

2 replies • 4882 views
Discussion

Eval error on MATLAB expressions from ADE/Maestro outputs

Category: Custom IC Design

By MichR
•
updated over 1 year ago by Marc Heise

6 replies • 2443 views
Discussion

Remove update text on schematic?

Category: Custom IC Design

By kenc184
•
updated over 1 year ago by Andrew Beckett

4 replies • 4609 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.